A framework for automatic CMOS OpAmp sizing

A framework for automatic CMOS OpAmp sizing

The problem of automatic CMOS OpAmp sizing is addressed. Given the specifications and the netlist of the OpAmp, our approach produces a design that has the accuracy of the BSIM models used for simulation and the advantage of a quick design time. The approach is based on generating an initial first-o...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Meduri, P K, Dhali, S K
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Analog circuits
Circuit simulation
Computational modeling
Design automation
Design optimization
DH-HEMTs
Equations
Process design
Semiconductor device modeling
Solid modeling
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The problem of automatic CMOS OpAmp sizing is addressed. Given the specifications and the netlist of the OpAmp, our approach produces a design that has the accuracy of the BSIM models used for simulation and the advantage of a quick design time. The approach is based on generating an initial first-order design by using geometric programming and then refining it using simulations. Device-level simulations performed on a two stage OpAmp prove the efficacy of our approach.
ISSN:1548-3746
1558-3899
DOI:10.1109/MWSCAS.2010.5548899