Automatic generation of VHDL code from traditional ladder diagrams applying a model-driven engineering approach
Automation industry is experiencing a boom in the deployment of FPGA based controlling systems, which beat the run-time characteristics and behavior of microprocessors-based systems and which will bring new possibilities to the sector. Particularly, FPGAs are being progressively applied to develop P...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Automation industry is experiencing a boom in the deployment of FPGA based controlling systems, which beat the run-time characteristics and behavior of microprocessors-based systems and which will bring new possibilities to the sector. Particularly, FPGAs are being progressively applied to develop PLCs. However, the end user, accustomed to traditional PLC programming environments, is reluctant to this new technology, which requires an additional effort for learning a new language and development environment. This paper presents a prototype tool that applies the relatively new Model-Driven Software Development approach to program these new devices using the classical ladder diagram notation. It also demonstrates its application in the classic star-delta starter for 3-phase motors. |
---|---|
ISSN: | 1553-572X |
DOI: | 10.1109/IECON.2009.5415234 |