Light Speed Labeling for RISC architectures

Light Speed Labeling for RISC architectures

This article introduces a fast algorithm for Connected Component Labeling of binary images called Light Speed Labeling. It is segment-based and a line-relative labeling that was especially thought for RISC computers. An extensive benchmark on both structured and unstructured images substanciates tha...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Lacassagne, L., Zavidovique, B.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Algorithm design and analysis
Computer architecture
Connected Component Labeling
Filtering algorithms
Geophysics computing
Image processing
Image segmentation
Labeling
Pipelines
Real-Time implementation
Reduced instruction set computing
run length coding
Testing
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:This article introduces a fast algorithm for Connected Component Labeling of binary images called Light Speed Labeling. It is segment-based and a line-relative labeling that was especially thought for RISC computers. An extensive benchmark on both structured and unstructured images substanciates that the algorithm, the way it is designed, is faster and more runtime predictable than Wu's algorithm claimed to be the world fastest in 2007.
ISSN:1522-4880
2381-8549
DOI:10.1109/ICIP.2009.5414352