System Performance Analyses on PAC Duo ESL Virtual Platform

The trend towards heterogeneous multi-core integration and higher communication bandwidth drastically increases the complexity of the SoC. Architecture design and system validation become extremely challenging. This paper presents a system-level virtual platform and simulation environment for multi-...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Zhe-Mao Hsu, I-Yao Chuang, Wen-Chien Su, Jen-Chieh Yeh, Jen-Kuei Yang, Shau-Yin Tseng
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The trend towards heterogeneous multi-core integration and higher communication bandwidth drastically increases the complexity of the SoC. Architecture design and system validation become extremely challenging. This paper presents a system-level virtual platform and simulation environment for multi-core system performance profiling and evaluation. At the higher level of abstraction, we implement a fast and high accurate dual DSP virtual platform for multimedia application. The simulation speed of this platform can achieve 100 times faster than RTL and the timing accuracy can maintain above 90%. Based on this virtual platform, the system function and performance analyses can be realized. We propose the performance metrics to analyze dual core system bottleneck. Experiments show that the virtual platform helps the system evaluation and exploration. The virtual platform can assist software and hardware engineers to scrutinize application efficiency and architecture evaluation respectively.
DOI:10.1109/IIH-MSP.2009.86