A switched capacitor implementation of the generalized linear integrate-and-fire neuron

A switched capacitor implementation of the generalized linear integrate-and-fire neuron

In this paper we present the circuits and simulation results for a silicon neuron which is based on a modified version of the Mihalas-Niebur neural model. This silicon neuron produces 15 of the 20 known neural spiking and bursting behaviors. It has low complexity and reliable matching and can thus b...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Folowosele, F., Harrison, A., Cassidy, A., Andreou, A.G., Etienne-Cummings, R., Mihalas, S., Niebur, E., Hamilton, T.J.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Capacitors
Circuit simulation
CMOS process
Integrated circuit reliability
Neuromorphics
Neurons
Power system modeling
Power system reliability
Semiconductor device modeling
Silicon
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:In this paper we present the circuits and simulation results for a silicon neuron which is based on a modified version of the Mihalas-Niebur neural model. This silicon neuron produces 15 of the 20 known neural spiking and bursting behaviors. It has low complexity and reliable matching and can thus be easily integrated into more complex neuromorphic systems. Implemented in a 0.15 mum 1.5 V CMOS process, each neuron consumes about 7.5 nW of power at 1 kHz and occupies an area of 70 mum by 70 mum.
ISSN:0271-4302
2158-1525
DOI:10.1109/ISCAS.2009.5118221