ROS: an extremely high density mask ROM technology based on vertical transistor cells
A novel mask-ROM technology enabling a twofold packing density compared to conventional, planar ROM layout relying on the same design rules is presented. The key of the new technology is a cell concept based on a vertical MOS transistor in a trench, and a doubling of the bitline pitch by use of the...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , , , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 59 |
|---|---|
| container_issue | |
| container_start_page | 58 |
| container_title | |
| container_volume | |
| creator | Bertagnolli, E. Hofmann, F. Willer, J. Mary, R. Lau, F. von Basse, P.W. Bollu, M. Thewes, R. Kollmer, U. Zimmermann, U. Hain, M. Krautschneider, W.H. Rusch, A. Hasler, B. Kohlhase, A. Klose, H. |
| description | A novel mask-ROM technology enabling a twofold packing density compared to conventional, planar ROM layout relying on the same design rules is presented. The key of the new technology is a cell concept based on a vertical MOS transistor in a trench, and a doubling of the bitline pitch by use of the trench bottom as additional bitline. The features of the ROS-technology are demonstrated by means of a 1 Mbit demonstrator memory. Since vertical transistors are manufacturable far below channel lengths of 100 nm, the technology is very promising for mass storage and thus for the replacement of conventional mass storage devices by semiconductor-memories. |
| doi_str_mv | 10.1109/VLSIT.1996.507793 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_507793</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>507793</ieee_id><sourcerecordid>507793</sourcerecordid><originalsourceid>FETCH-ieee_primary_5077933</originalsourceid><addsrcrecordid>eNp9jr0KwjAURgMi-PsAOt0XsKaNtcZVFAWl0Kq4SWyvbTRtJQli315BZ7_lDOcMHyEDlzquS_n4uI03e8flfOr4NAg4a5AODWaUMTbxTi3SN-ZGP5v4vufxNjlEYTwHUQK-rMYCVQ25zHJIsTTS1lAIc4co3IHFJC8rVWU1XITBFKoSnqitTIQCq8UnN7bSkKBSpkeaV6EM9n_skuFquV-sRxIRzw8tC6Hr8_cg-yvfzPRAVw</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>ROS: an extremely high density mask ROM technology based on vertical transistor cells</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Bertagnolli, E. ; Hofmann, F. ; Willer, J. ; Mary, R. ; Lau, F. ; von Basse, P.W. ; Bollu, M. ; Thewes, R. ; Kollmer, U. ; Zimmermann, U. ; Hain, M. ; Krautschneider, W.H. ; Rusch, A. ; Hasler, B. ; Kohlhase, A. ; Klose, H.</creator><creatorcontrib>Bertagnolli, E. ; Hofmann, F. ; Willer, J. ; Mary, R. ; Lau, F. ; von Basse, P.W. ; Bollu, M. ; Thewes, R. ; Kollmer, U. ; Zimmermann, U. ; Hain, M. ; Krautschneider, W.H. ; Rusch, A. ; Hasler, B. ; Kohlhase, A. ; Klose, H.</creatorcontrib><description>A novel mask-ROM technology enabling a twofold packing density compared to conventional, planar ROM layout relying on the same design rules is presented. The key of the new technology is a cell concept based on a vertical MOS transistor in a trench, and a doubling of the bitline pitch by use of the trench bottom as additional bitline. The features of the ROS-technology are demonstrated by means of a 1 Mbit demonstrator memory. Since vertical transistors are manufacturable far below channel lengths of 100 nm, the technology is very promising for mass storage and thus for the replacement of conventional mass storage devices by semiconductor-memories.</description><identifier>ISBN: 078033342X</identifier><identifier>ISBN: 9780780333420</identifier><identifier>DOI: 10.1109/VLSIT.1996.507793</identifier><language>eng</language><publisher>IEEE</publisher><subject>MOSFETs ; Read only memory ; Semiconductor device manufacture</subject><ispartof>1996 Symposium on VLSI Technology. Digest of Technical Papers, 1996, p.58-59</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/507793$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/507793$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Bertagnolli, E.</creatorcontrib><creatorcontrib>Hofmann, F.</creatorcontrib><creatorcontrib>Willer, J.</creatorcontrib><creatorcontrib>Mary, R.</creatorcontrib><creatorcontrib>Lau, F.</creatorcontrib><creatorcontrib>von Basse, P.W.</creatorcontrib><creatorcontrib>Bollu, M.</creatorcontrib><creatorcontrib>Thewes, R.</creatorcontrib><creatorcontrib>Kollmer, U.</creatorcontrib><creatorcontrib>Zimmermann, U.</creatorcontrib><creatorcontrib>Hain, M.</creatorcontrib><creatorcontrib>Krautschneider, W.H.</creatorcontrib><creatorcontrib>Rusch, A.</creatorcontrib><creatorcontrib>Hasler, B.</creatorcontrib><creatorcontrib>Kohlhase, A.</creatorcontrib><creatorcontrib>Klose, H.</creatorcontrib><title>ROS: an extremely high density mask ROM technology based on vertical transistor cells</title><title>1996 Symposium on VLSI Technology. Digest of Technical Papers</title><addtitle>VLSIT</addtitle><description>A novel mask-ROM technology enabling a twofold packing density compared to conventional, planar ROM layout relying on the same design rules is presented. The key of the new technology is a cell concept based on a vertical MOS transistor in a trench, and a doubling of the bitline pitch by use of the trench bottom as additional bitline. The features of the ROS-technology are demonstrated by means of a 1 Mbit demonstrator memory. Since vertical transistors are manufacturable far below channel lengths of 100 nm, the technology is very promising for mass storage and thus for the replacement of conventional mass storage devices by semiconductor-memories.</description><subject>MOSFETs</subject><subject>Read only memory</subject><subject>Semiconductor device manufacture</subject><isbn>078033342X</isbn><isbn>9780780333420</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1996</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNp9jr0KwjAURgMi-PsAOt0XsKaNtcZVFAWl0Kq4SWyvbTRtJQli315BZ7_lDOcMHyEDlzquS_n4uI03e8flfOr4NAg4a5AODWaUMTbxTi3SN-ZGP5v4vufxNjlEYTwHUQK-rMYCVQ25zHJIsTTS1lAIc4co3IHFJC8rVWU1XITBFKoSnqitTIQCq8UnN7bSkKBSpkeaV6EM9n_skuFquV-sRxIRzw8tC6Hr8_cg-yvfzPRAVw</recordid><startdate>1996</startdate><enddate>1996</enddate><creator>Bertagnolli, E.</creator><creator>Hofmann, F.</creator><creator>Willer, J.</creator><creator>Mary, R.</creator><creator>Lau, F.</creator><creator>von Basse, P.W.</creator><creator>Bollu, M.</creator><creator>Thewes, R.</creator><creator>Kollmer, U.</creator><creator>Zimmermann, U.</creator><creator>Hain, M.</creator><creator>Krautschneider, W.H.</creator><creator>Rusch, A.</creator><creator>Hasler, B.</creator><creator>Kohlhase, A.</creator><creator>Klose, H.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1996</creationdate><title>ROS: an extremely high density mask ROM technology based on vertical transistor cells</title><author>Bertagnolli, E. ; Hofmann, F. ; Willer, J. ; Mary, R. ; Lau, F. ; von Basse, P.W. ; Bollu, M. ; Thewes, R. ; Kollmer, U. ; Zimmermann, U. ; Hain, M. ; Krautschneider, W.H. ; Rusch, A. ; Hasler, B. ; Kohlhase, A. ; Klose, H.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_5077933</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1996</creationdate><topic>MOSFETs</topic><topic>Read only memory</topic><topic>Semiconductor device manufacture</topic><toplevel>online_resources</toplevel><creatorcontrib>Bertagnolli, E.</creatorcontrib><creatorcontrib>Hofmann, F.</creatorcontrib><creatorcontrib>Willer, J.</creatorcontrib><creatorcontrib>Mary, R.</creatorcontrib><creatorcontrib>Lau, F.</creatorcontrib><creatorcontrib>von Basse, P.W.</creatorcontrib><creatorcontrib>Bollu, M.</creatorcontrib><creatorcontrib>Thewes, R.</creatorcontrib><creatorcontrib>Kollmer, U.</creatorcontrib><creatorcontrib>Zimmermann, U.</creatorcontrib><creatorcontrib>Hain, M.</creatorcontrib><creatorcontrib>Krautschneider, W.H.</creatorcontrib><creatorcontrib>Rusch, A.</creatorcontrib><creatorcontrib>Hasler, B.</creatorcontrib><creatorcontrib>Kohlhase, A.</creatorcontrib><creatorcontrib>Klose, H.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bertagnolli, E.</au><au>Hofmann, F.</au><au>Willer, J.</au><au>Mary, R.</au><au>Lau, F.</au><au>von Basse, P.W.</au><au>Bollu, M.</au><au>Thewes, R.</au><au>Kollmer, U.</au><au>Zimmermann, U.</au><au>Hain, M.</au><au>Krautschneider, W.H.</au><au>Rusch, A.</au><au>Hasler, B.</au><au>Kohlhase, A.</au><au>Klose, H.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>ROS: an extremely high density mask ROM technology based on vertical transistor cells</atitle><btitle>1996 Symposium on VLSI Technology. Digest of Technical Papers</btitle><stitle>VLSIT</stitle><date>1996</date><risdate>1996</risdate><spage>58</spage><epage>59</epage><pages>58-59</pages><isbn>078033342X</isbn><isbn>9780780333420</isbn><abstract>A novel mask-ROM technology enabling a twofold packing density compared to conventional, planar ROM layout relying on the same design rules is presented. The key of the new technology is a cell concept based on a vertical MOS transistor in a trench, and a doubling of the bitline pitch by use of the trench bottom as additional bitline. The features of the ROS-technology are demonstrated by means of a 1 Mbit demonstrator memory. Since vertical transistors are manufacturable far below channel lengths of 100 nm, the technology is very promising for mass storage and thus for the replacement of conventional mass storage devices by semiconductor-memories.</abstract><pub>IEEE</pub><doi>10.1109/VLSIT.1996.507793</doi></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 078033342X |
| ispartof | 1996 Symposium on VLSI Technology. Digest of Technical Papers, 1996, p.58-59 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_507793 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | MOSFETs Read only memory Semiconductor device manufacture |
| title | ROS: an extremely high density mask ROM technology based on vertical transistor cells |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T11%3A18%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=ROS:%20an%20extremely%20high%20density%20mask%20ROM%20technology%20based%20on%20vertical%20transistor%20cells&rft.btitle=1996%20Symposium%20on%20VLSI%20Technology.%20Digest%20of%20Technical%20Papers&rft.au=Bertagnolli,%20E.&rft.date=1996&rft.spage=58&rft.epage=59&rft.pages=58-59&rft.isbn=078033342X&rft.isbn_list=9780780333420&rft_id=info:doi/10.1109/VLSIT.1996.507793&rft_dat=%3Cieee_6IE%3E507793%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=507793&rfr_iscdi=true |