A Methodology for Implementation of the Execution Phase of Artificial Neural Networks in Digital Hardware Devices
In this paper we describe a methodology for implementing the phase of execution of artificial neural networks (ANN) in hardware devices. First, we show how the elements of a single neuron: multipliers, sum of products and transfer function are separated and constructed as VHDL entities. These entiti...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | In this paper we describe a methodology for implementing the phase of execution of artificial neural networks (ANN) in hardware devices. First, we show how the elements of a single neuron: multipliers, sum of products and transfer function are separated and constructed as VHDL entities. These entities are then interconnected to form a neuron that can be mapped to a hardware device. Using a similar approach, neurons are grouped in layers, which are then interconnected themselves to construct an artificial neural network. The methodology is intended to lead a neural network designer through the steps required to take the design into a hardware device, starting with the results provided by a neurosimulator, obtaining the network parameters and translating them into a fully synthesizable design. A prototype of a Java-based ANN descriptor to VHDL translator is presented. In addition, the desired characteristics of neurosimulators are discussed and a comparison among different hardware platforms is shown. |
---|---|
DOI: | 10.1109/CERMA.2008.54 |