Spatial scanning-probe array system for silicon-on-insulator integrated circuits
A spatial scanning-probe array system for silicon-on-insulator (SOI) integrated circuit is proposed in this paper. The operating fundamentals, specifications, and simulations are presented in this paper. The proposed system is designed to scan the circuit in order to examine the surface and detect d...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A spatial scanning-probe array system for silicon-on-insulator (SOI) integrated circuit is proposed in this paper. The operating fundamentals, specifications, and simulations are presented in this paper. The proposed system is designed to scan the circuit in order to examine the surface and detect die cracks. The post signal processing by using discrete wavelet transform (DWT) for scattered optical signal is also proposed and simulated. |
---|---|
ISSN: | 1548-3746 1558-3899 |
DOI: | 10.1109/MWSCAS.2008.4616948 |