C4NP Cu-cored Pb-free flip chip interconnections

We report here preliminary results on a new Cu-cored flip chip structure combining C4NP (Controlled Collapse Chip Connect New Process) with Cu spheres for high density interconnections. C4NP is a new wafer bumping technology developed by IBM in which molten solder is injected into a mold and then tr...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Jae-Woong Nah, Buchwalter, S.L., Gruber, P.A., Shih, D.Y., Furman, B.K.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:We report here preliminary results on a new Cu-cored flip chip structure combining C4NP (Controlled Collapse Chip Connect New Process) with Cu spheres for high density interconnections. C4NP is a new wafer bumping technology developed by IBM in which molten solder is injected into a mold and then transferred to the UBM (Under Bump Metallurgy) pads on the wafer. This simple and parallel process has shown the capability to combine low cost attributes with high performance capabilities. C4NP allows a larger number of interconnections with finer pitch than screen printing methods because it eliminates the volume reduction problem of solder paste. Also, C4NP allows more freedom in selecting the composition of solder bumps when compared with the electroplating method. To make Cu-cored flip chip interconnections with C4NP, Cu spheres are arrayed in the cavities on a mold which matches the CTE of the wafer. The Cu spheres are then transferred from the Si mold to C4NP solder bumps on the wafer by using the same process used for C4NP solder transfer. Then, after dicing, the diced chip is flip chip assembled on the substrate which has been pre-soldered. This combination of C4NP and Cu spheres is a dry process with potential for low cost, because it does not need thick photoresist, lithography, or plating process steps. Our early laboratory demonstrations of Cu-cored bumping have processed individual chips rather than full wafers; but, based on our manufacturing experience with C4NP solder bumping, we expect the process to be readily extendible to wafer scale. The C4NP Cu-cored flip chip joints offer potential advantages in stress mitigation and electrical performance. The centered Cu sphere in the joint ensures greater stand-off for fine pitch, which facilitates the underfill process and improves fatigue resistance due to the taller bump. The low electrical resistivity of Cu enhances current carrying capacity. The small Sn/Cu ratio in the bump would decrease UBM consumption and solder depletion under high current stressing. The high thermal conductivity of Cu also enhances heat transfer from the chip to the substrate. Due to the high Cu/Sn ratio in the flip chip interconnections, the higher Young's modulus of Cu over solder could be a concern for stress concentration on the IC despite the higher stand-off height provided by the Cu-core bump. However, in the C4NP Cu-cored flip chip structure, since the transfer mold is used for inserting Cu spheres into the flip chip
ISSN:0569-5503
2377-5726
DOI:10.1109/ECTC.2008.4550151