Analytical expression for signal propagation delay of off-chip interconnection for SIP application

A new analytical expression is propossed for the calculation of the delay time of off-chip pin-to-pin interconnection. This includes all the line and the load parameters for CMOS based circuits. The classical on-chip analytical formulations available in the literature have been reviewed. Spice simul...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Owzar, A., Mueller, K., Baykal, E., Stephan, R., Helfenstein, M.
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	chip-to-chip wire Delay effects Electrical resistance measurement Elmore delay Impedance Inductance Length measurement line inductance Load impedance Propagation constant Propagation delay Signal analysis Solid modeling Transmission line measurements
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	A new analytical expression is propossed for the calculation of the delay time of off-chip pin-to-pin interconnection. This includes all the line and the load parameters for CMOS based circuits. The classical on-chip analytical formulations available in the literature have been reviewed. Spice simulations are applied to compare the accuracy of the proposed expressions. Measurement results have been used for the determination of the accuracy of the spice line model.
DOI:	10.1109/IMOC.2007.4404390