A macroblock-level analysis on the dynamic behaviour of an H.264 decoder

A macroblock-level analysis on the dynamic behaviour of an H.264 decoder

This work targets the optimization of multiprocessor H.264 decoder implementations. We have extended the simulator of a multi-core VLIW media processor to enable cycle-accurate function profiling on a sub-macroblock level, which allows measuring the effects of coding modes on the computational compl...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Seitner, F.H., Schreier, R.M., Bleyer, M., Gelautz, M.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Automatic voltage control
Computational complexity
Computational modeling
Decoding
Delay
Displays
dynamic behaviour
Entropy
H.264 decoder
Image reconstruction
Load management
multi-processor implementation
VLIW
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:This work targets the optimization of multiprocessor H.264 decoder implementations. We have extended the simulator of a multi-core VLIW media processor to enable cycle-accurate function profiling on a sub-macroblock level, which allows measuring the effects of coding modes on the computational complexity with very fine granularity. This knowledge helps the system designer to optimize the system performance and memory sizes to reduce system costs 1 .
ISSN:0747-668X
2159-1423
DOI:10.1109/ISCE.2007.4382224