Power Analysis Resistant SRAM

Power Analysis Resistant SRAM

The power consumption of a standard CMOS SRAM during read/write operations is dependent on the address applied, the data accessed, and the type of access (read/write). The power analysis resistant SRAM structure presented in this work reduces the dependency of power consumption on data and address 1...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Konur, E., Ozelci, Y., Arikan, E., Eksi, U.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Automation
Charge transfer
Clocks
Cryptography
Decoding
Energy consumption
Hardware
Logic
Power Analysis
Random access memory
Read-write memory
Secure memories
Side-Channel Analysis
SRAM
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The power consumption of a standard CMOS SRAM during read/write operations is dependent on the address applied, the data accessed, and the type of access (read/write). The power analysis resistant SRAM structure presented in this work reduces the dependency of power consumption on data and address 10 times compared to standard SRAM at the expense of higher power and silicon area consumption. Modifications on the primitive SRAM cell, address decoding logic and write operation were made to reduce the dependency.
ISSN:2154-4824
DOI:10.1109/WAC.2006.375932