An Improved Digital Timing Recovery Circuit for Burst-Mode Communications
Burst-mode communication (or burst-mode transmission) has been increasingly adopted in modern wireless communication systems. It requires a digital timing recovery circuit with short acquisition time. The bang-bang phase detector is widely used in digital timing recovery circuits owing to its simple...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 5 |
|---|---|
| container_issue | |
| container_start_page | 1 |
| container_title | |
| container_volume | |
| creator | Changqing Liu Xingbo Guo Jian Song Chanyong Pan Zhixing Yang |
| description | Burst-mode communication (or burst-mode transmission) has been increasingly adopted in modern wireless communication systems. It requires a digital timing recovery circuit with short acquisition time. The bang-bang phase detector is widely used in digital timing recovery circuits owing to its simple structure. However, these timing recovery circuits do not provide a quick acquisition. In this paper, an enhanced bang-bang phase detector is proposed, increasing the resolution of the timing error by over-sampling the data L times and therefore reducing the phase error variance by 1/L 2 times. This timing recovery scheme can be implemented using a direct digital synchronizer (DDS). Both simulation and experimental results illustrate that the new scheme has a shorter acquisition time and a longer holding time, satisfying the need of burst-mode communications |
| doi_str_mv | 10.1109/WiCOM.2006.168 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4149345</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4149345</ieee_id><sourcerecordid>4149345</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-c9eb54a3360d5e9e47cda21318f802d9725661667e115d9f12eb0aaf43e2216b3</originalsourceid><addsrcrecordid>eNotj8tKw0AUQAdUsNZu3biZH0icO8_MssZXoKUgAZdlktyUK01SJonQv7egqwNnceAw9gAiBRD-6Yvy3TaVQtgUbHbF7kBLrYUBp67ZQoKFxFttb9lqHL-FEAqcc1m2YMW650V3isMPNvyFDjSFIy-po_7AP7G-6HjmOcV6pom3Q-TPcxynZDs0yPOh6-ae6jDR0I_37KYNxxFX_1yy8u21zD-Sze69yNebhLyYktpjZXRQyorGoEft6iZIUJC1mZCNd9JYC9Y6BDCNb0FiJUJotUJ52ajUkj3-ZQkR96dIXYjnvQbtlTbqF-_CS4s</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An Improved Digital Timing Recovery Circuit for Burst-Mode Communications</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Changqing Liu ; Xingbo Guo ; Jian Song ; Chanyong Pan ; Zhixing Yang</creator><creatorcontrib>Changqing Liu ; Xingbo Guo ; Jian Song ; Chanyong Pan ; Zhixing Yang</creatorcontrib><description>Burst-mode communication (or burst-mode transmission) has been increasingly adopted in modern wireless communication systems. It requires a digital timing recovery circuit with short acquisition time. The bang-bang phase detector is widely used in digital timing recovery circuits owing to its simple structure. However, these timing recovery circuits do not provide a quick acquisition. In this paper, an enhanced bang-bang phase detector is proposed, increasing the resolution of the timing error by over-sampling the data L times and therefore reducing the phase error variance by 1/L 2 times. This timing recovery scheme can be implemented using a direct digital synchronizer (DDS). Both simulation and experimental results illustrate that the new scheme has a shorter acquisition time and a longer holding time, satisfying the need of burst-mode communications</description><identifier>ISSN: 2161-9646</identifier><identifier>ISBN: 1424405173</identifier><identifier>ISBN: 9781424405176</identifier><identifier>DOI: 10.1109/WiCOM.2006.168</identifier><language>eng</language><publisher>IEEE</publisher><subject>Circuits ; Clocks ; Detectors ; Jitter ; Optical receivers ; Phase detection ; Phase shifters ; Quantization ; Sampling methods ; Timing</subject><ispartof>2006 International Conference on Wireless Communications, Networking and Mobile Computing, 2006, p.1-5</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4149345$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,777,781,786,787,2052,27906,54901</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4149345$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Changqing Liu</creatorcontrib><creatorcontrib>Xingbo Guo</creatorcontrib><creatorcontrib>Jian Song</creatorcontrib><creatorcontrib>Chanyong Pan</creatorcontrib><creatorcontrib>Zhixing Yang</creatorcontrib><title>An Improved Digital Timing Recovery Circuit for Burst-Mode Communications</title><title>2006 International Conference on Wireless Communications, Networking and Mobile Computing</title><addtitle>WICOM</addtitle><description>Burst-mode communication (or burst-mode transmission) has been increasingly adopted in modern wireless communication systems. It requires a digital timing recovery circuit with short acquisition time. The bang-bang phase detector is widely used in digital timing recovery circuits owing to its simple structure. However, these timing recovery circuits do not provide a quick acquisition. In this paper, an enhanced bang-bang phase detector is proposed, increasing the resolution of the timing error by over-sampling the data L times and therefore reducing the phase error variance by 1/L 2 times. This timing recovery scheme can be implemented using a direct digital synchronizer (DDS). Both simulation and experimental results illustrate that the new scheme has a shorter acquisition time and a longer holding time, satisfying the need of burst-mode communications</description><subject>Circuits</subject><subject>Clocks</subject><subject>Detectors</subject><subject>Jitter</subject><subject>Optical receivers</subject><subject>Phase detection</subject><subject>Phase shifters</subject><subject>Quantization</subject><subject>Sampling methods</subject><subject>Timing</subject><issn>2161-9646</issn><isbn>1424405173</isbn><isbn>9781424405176</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2006</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj8tKw0AUQAdUsNZu3biZH0icO8_MssZXoKUgAZdlktyUK01SJonQv7egqwNnceAw9gAiBRD-6Yvy3TaVQtgUbHbF7kBLrYUBp67ZQoKFxFttb9lqHL-FEAqcc1m2YMW650V3isMPNvyFDjSFIy-po_7AP7G-6HjmOcV6pom3Q-TPcxynZDs0yPOh6-ae6jDR0I_37KYNxxFX_1yy8u21zD-Sze69yNebhLyYktpjZXRQyorGoEft6iZIUJC1mZCNd9JYC9Y6BDCNb0FiJUJotUJ52ajUkj3-ZQkR96dIXYjnvQbtlTbqF-_CS4s</recordid><startdate>200609</startdate><enddate>200609</enddate><creator>Changqing Liu</creator><creator>Xingbo Guo</creator><creator>Jian Song</creator><creator>Chanyong Pan</creator><creator>Zhixing Yang</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200609</creationdate><title>An Improved Digital Timing Recovery Circuit for Burst-Mode Communications</title><author>Changqing Liu ; Xingbo Guo ; Jian Song ; Chanyong Pan ; Zhixing Yang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-c9eb54a3360d5e9e47cda21318f802d9725661667e115d9f12eb0aaf43e2216b3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2006</creationdate><topic>Circuits</topic><topic>Clocks</topic><topic>Detectors</topic><topic>Jitter</topic><topic>Optical receivers</topic><topic>Phase detection</topic><topic>Phase shifters</topic><topic>Quantization</topic><topic>Sampling methods</topic><topic>Timing</topic><toplevel>online_resources</toplevel><creatorcontrib>Changqing Liu</creatorcontrib><creatorcontrib>Xingbo Guo</creatorcontrib><creatorcontrib>Jian Song</creatorcontrib><creatorcontrib>Chanyong Pan</creatorcontrib><creatorcontrib>Zhixing Yang</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Changqing Liu</au><au>Xingbo Guo</au><au>Jian Song</au><au>Chanyong Pan</au><au>Zhixing Yang</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An Improved Digital Timing Recovery Circuit for Burst-Mode Communications</atitle><btitle>2006 International Conference on Wireless Communications, Networking and Mobile Computing</btitle><stitle>WICOM</stitle><date>2006-09</date><risdate>2006</risdate><spage>1</spage><epage>5</epage><pages>1-5</pages><issn>2161-9646</issn><isbn>1424405173</isbn><isbn>9781424405176</isbn><abstract>Burst-mode communication (or burst-mode transmission) has been increasingly adopted in modern wireless communication systems. It requires a digital timing recovery circuit with short acquisition time. The bang-bang phase detector is widely used in digital timing recovery circuits owing to its simple structure. However, these timing recovery circuits do not provide a quick acquisition. In this paper, an enhanced bang-bang phase detector is proposed, increasing the resolution of the timing error by over-sampling the data L times and therefore reducing the phase error variance by 1/L 2 times. This timing recovery scheme can be implemented using a direct digital synchronizer (DDS). Both simulation and experimental results illustrate that the new scheme has a shorter acquisition time and a longer holding time, satisfying the need of burst-mode communications</abstract><pub>IEEE</pub><doi>10.1109/WiCOM.2006.168</doi><tpages>5</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 2161-9646 |
| ispartof | 2006 International Conference on Wireless Communications, Networking and Mobile Computing, 2006, p.1-5 |
| issn | 2161-9646 |
| language | eng |
| recordid | cdi_ieee_primary_4149345 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Circuits Clocks Detectors Jitter Optical receivers Phase detection Phase shifters Quantization Sampling methods Timing |
| title | An Improved Digital Timing Recovery Circuit for Burst-Mode Communications |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T04%3A21%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20Improved%20Digital%20Timing%20Recovery%20Circuit%20for%20Burst-Mode%20Communications&rft.btitle=2006%20International%20Conference%20on%20Wireless%20Communications,%20Networking%20and%20Mobile%20Computing&rft.au=Changqing%20Liu&rft.date=2006-09&rft.spage=1&rft.epage=5&rft.pages=1-5&rft.issn=2161-9646&rft.isbn=1424405173&rft.isbn_list=9781424405176&rft_id=info:doi/10.1109/WiCOM.2006.168&rft_dat=%3Cieee_6IE%3E4149345%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4149345&rfr_iscdi=true |