A Fast 1.9 GHz Fractional-N/Integer Frequency Synthesizer with a Self-tuning Algorithm

A self-tuning, adaptive 1.9GHz fractional-N/integer frequency synthesizer is proposed in the paper. A combined tuning technique of digital tuning and analog tuning is used to decrease the gain of VCO. The adaptive loop is introduced for automatic adjustment of the loop bandwidth. Two operation modes...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Shuilong Huang, Zhihua Wang, Huainan Ma
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A self-tuning, adaptive 1.9GHz fractional-N/integer frequency synthesizer is proposed in the paper. A combined tuning technique of digital tuning and analog tuning is used to decrease the gain of VCO. The adaptive loop is introduced for automatic adjustment of the loop bandwidth. Two operation modes (fractional-N/integer) are achieved by switching on/off the output signal of SigmaDelta modulator. Just a programmable counter is needed for the swallow pulse divider. Based on 0.18 mum 1.8V CMOS technology. Simulation shows that the frequency synthesizer has a 100 KHz loop bandwidth, a
DOI:10.1109/APCCAS.2006.342367