Open Source On-Chip Logic Analyzer for FPGA-s

Open Source On-Chip Logic Analyzer for FPGA-s

In this paper, principles of an FPGA internal logic analyzer are presented. The analyzer code is written in VHDL and inserted into design at the source description level. This allows to keep it independent of used design software and FPGA architecture. This analyzer was created under GPL license so...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Ehrenpreis, L., Ellervee, P., Tammemae, K.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Logic
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 4
container_issue
container_start_page 1
container_title
container_volume
creator Ehrenpreis, L.
Ellervee, P.
Tammemae, K.
description In this paper, principles of an FPGA internal logic analyzer are presented. The analyzer code is written in VHDL and inserted into design at the source description level. This allows to keep it independent of used design software and FPGA architecture. This analyzer was created under GPL license so that everyone can use and modify it. First, the existing commercial tools are described in brief. Then the architecture of the created analyzer is described. It is shown that this kind of a logic analyzer is small enough to fit inside smaller modern FPGA-s and that it runs fast enough to be used in wide range of designs, Jn addition, possible improvements are described
doi_str_mv 10.1109/BEC.2006.311070
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4100291</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4100291</ieee_id><sourcerecordid>4100291</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-ccf264cb50ddf7ff67d0c7a2afc850f12a7584899e9123b3eb0c5db1d1905e8e3</originalsourceid><addsrcrecordid>eNpFzE9LwzAYgPGICs65swcv-QKp75s_TXOsZZtCoYK7jzR9o5XZllQP89MrTPD08Ls8jN0iZIjg7h_WVSYB8kz90sIZu0YttQaNBs7_oeUFW6BVuVAWzBVbzfM7AChAKBAXTDQTDfxl_EqBeDOI6q2feD2-9oGXgz8cvynxOCa-ed6WYr5hl9EfZlr9dcl2m_WuehR1s32qylr0Dj5FCFHmOrQGui7aGHPbQbBe-hgKAxGlt6bQhXPkUKpWUQvBdC126MBQQWrJ7k7bnoj2U-o_fDruNQJIh-oHB1lCgw</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Open Source On-Chip Logic Analyzer for FPGA-s</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Ehrenpreis, L. ; Ellervee, P. ; Tammemae, K.</creator><creatorcontrib>Ehrenpreis, L. ; Ellervee, P. ; Tammemae, K.</creatorcontrib><description>In this paper, principles of an FPGA internal logic analyzer are presented. The analyzer code is written in VHDL and inserted into design at the source description level. This allows to keep it independent of used design software and FPGA architecture. This analyzer was created under GPL license so that everyone can use and modify it. First, the existing commercial tools are described in brief. Then the architecture of the created analyzer is described. It is shown that this kind of a logic analyzer is small enough to fit inside smaller modern FPGA-s and that it runs fast enough to be used in wide range of designs, Jn addition, possible improvements are described</description><identifier>ISSN: 1736-3705</identifier><identifier>ISBN: 1424404142</identifier><identifier>ISBN: 9781424404148</identifier><identifier>EISBN: 1424404150</identifier><identifier>EISBN: 9781424404155</identifier><identifier>DOI: 10.1109/BEC.2006.311070</identifier><language>eng</language><publisher>IEEE</publisher><subject>Logic</subject><ispartof>2006 International Biennial Baltic Electronics Conference, 2006, p.1-4</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4100291$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4100291$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Ehrenpreis, L.</creatorcontrib><creatorcontrib>Ellervee, P.</creatorcontrib><creatorcontrib>Tammemae, K.</creatorcontrib><title>Open Source On-Chip Logic Analyzer for FPGA-s</title><title>2006 International Biennial Baltic Electronics Conference</title><addtitle>BEC</addtitle><description>In this paper, principles of an FPGA internal logic analyzer are presented. The analyzer code is written in VHDL and inserted into design at the source description level. This allows to keep it independent of used design software and FPGA architecture. This analyzer was created under GPL license so that everyone can use and modify it. First, the existing commercial tools are described in brief. Then the architecture of the created analyzer is described. It is shown that this kind of a logic analyzer is small enough to fit inside smaller modern FPGA-s and that it runs fast enough to be used in wide range of designs, Jn addition, possible improvements are described</description><subject>Logic</subject><issn>1736-3705</issn><isbn>1424404142</isbn><isbn>9781424404148</isbn><isbn>1424404150</isbn><isbn>9781424404155</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2006</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpFzE9LwzAYgPGICs65swcv-QKp75s_TXOsZZtCoYK7jzR9o5XZllQP89MrTPD08Ls8jN0iZIjg7h_WVSYB8kz90sIZu0YttQaNBs7_oeUFW6BVuVAWzBVbzfM7AChAKBAXTDQTDfxl_EqBeDOI6q2feD2-9oGXgz8cvynxOCa-ed6WYr5hl9EfZlr9dcl2m_WuehR1s32qylr0Dj5FCFHmOrQGui7aGHPbQbBe-hgKAxGlt6bQhXPkUKpWUQvBdC126MBQQWrJ7k7bnoj2U-o_fDruNQJIh-oHB1lCgw</recordid><startdate>200610</startdate><enddate>200610</enddate><creator>Ehrenpreis, L.</creator><creator>Ellervee, P.</creator><creator>Tammemae, K.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200610</creationdate><title>Open Source On-Chip Logic Analyzer for FPGA-s</title><author>Ehrenpreis, L. ; Ellervee, P. ; Tammemae, K.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-ccf264cb50ddf7ff67d0c7a2afc850f12a7584899e9123b3eb0c5db1d1905e8e3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2006</creationdate><topic>Logic</topic><toplevel>online_resources</toplevel><creatorcontrib>Ehrenpreis, L.</creatorcontrib><creatorcontrib>Ellervee, P.</creatorcontrib><creatorcontrib>Tammemae, K.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ehrenpreis, L.</au><au>Ellervee, P.</au><au>Tammemae, K.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Open Source On-Chip Logic Analyzer for FPGA-s</atitle><btitle>2006 International Biennial Baltic Electronics Conference</btitle><stitle>BEC</stitle><date>2006-10</date><risdate>2006</risdate><spage>1</spage><epage>4</epage><pages>1-4</pages><issn>1736-3705</issn><isbn>1424404142</isbn><isbn>9781424404148</isbn><eisbn>1424404150</eisbn><eisbn>9781424404155</eisbn><abstract>In this paper, principles of an FPGA internal logic analyzer are presented. The analyzer code is written in VHDL and inserted into design at the source description level. This allows to keep it independent of used design software and FPGA architecture. This analyzer was created under GPL license so that everyone can use and modify it. First, the existing commercial tools are described in brief. Then the architecture of the created analyzer is described. It is shown that this kind of a logic analyzer is small enough to fit inside smaller modern FPGA-s and that it runs fast enough to be used in wide range of designs, Jn addition, possible improvements are described</abstract><pub>IEEE</pub><doi>10.1109/BEC.2006.311070</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1736-3705
ispartof 2006 International Biennial Baltic Electronics Conference, 2006, p.1-4
issn 1736-3705
language eng
recordid cdi_ieee_primary_4100291
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Logic
title Open Source On-Chip Logic Analyzer for FPGA-s
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T00%3A02%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Open%20Source%20On-Chip%20Logic%20Analyzer%20for%20FPGA-s&rft.btitle=2006%20International%20Biennial%20Baltic%20Electronics%20Conference&rft.au=Ehrenpreis,%20L.&rft.date=2006-10&rft.spage=1&rft.epage=4&rft.pages=1-4&rft.issn=1736-3705&rft.isbn=1424404142&rft.isbn_list=9781424404148&rft_id=info:doi/10.1109/BEC.2006.311070&rft_dat=%3Cieee_6IE%3E4100291%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1424404150&rft.eisbn_list=9781424404155&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4100291&rfr_iscdi=true