SiP-TAP: JTAG for SiP

The IEEE Std. 1149.1-2001 (1149.1) solution for test poses a challenge when used for system-in-a- package (SiP). Like a multi chip module (MCM), a SiP adds a hierarchy layer to a board design in a similar way as a daughter board does. However, when a customer views a SiP as an IC, it is not conform...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: de Jong, Frans, Biewenga, Alex
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The IEEE Std. 1149.1-2001 (1149.1) solution for test poses a challenge when used for system-in-a- package (SiP). Like a multi chip module (MCM), a SiP adds a hierarchy layer to a board design in a similar way as a daughter board does. However, when a customer views a SiP as an IC, it is not conform to the IEEE 1149.1 standard. This paper discusses this discrepancy from a vendor and a customer perspective and presents a solution. The implementation is low cost and can be a general addition to the test access port (TAP) of all dies using 1149.1. The effects on test preparation, BSDL file impact, software flow and the actual use are discussed as well
ISSN:1089-3539
2378-2250
DOI:10.1109/TEST.2006.297633