Enhancing Embedded Processors with Specific Instruction Set Extensions for Network Applications
The bandwidth explosion of last years and its dropping cost have resulted in bandwidth-hungry and computationally intensive applications. To effectively handle current and future applications, networks will need to support new protocols that should include differentiated services, security, and vari...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | The bandwidth explosion of last years and its dropping cost have resulted in bandwidth-hungry and computationally intensive applications. To effectively handle current and future applications, networks will need to support new protocols that should include differentiated services, security, and various network management functions. In order to satisfy the new requirements, an application specific instruction set processor (ASIP), derived from the extension of a popular MIPS embedded processor, is proposed in this paper. An efficient instruction set extended properly for network applications is introduced. Experimental results on Netbench, a benchmarking suite for network applications, prove that the proposed instruction set presents remarkable performance and power improvements over the ARM7TDMI and MIPS processors. |
---|---|
DOI: | 10.1109/IDAACS.2005.282969 |