Reducing Charge Injection in Active-Matrix a-Si TFT Pixels
A technique for reducing charge injection in active-matrix amorphous silicon thin film transistor pixels is presented. Using a gate pulse with two falling rates, more than 50% reduction in the induced error voltage was achieved
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A technique for reducing charge injection in active-matrix amorphous silicon thin film transistor pixels is presented. Using a gate pulse with two falling rates, more than 50% reduction in the induced error voltage was achieved |
---|---|
ISSN: | 1092-8081 2766-1733 |
DOI: | 10.1109/LEOS.2006.279204 |