A 71.9% power-added-efficiency inverse Class-FLDMOS
Design and measured results of an inverse class-F power amplifier for high efficiency operation built with an LDMOS transistor is reported in this paper. We describe the design methodology, in particular the choice of the optimum load impedance presented at the fundamental frequency and at the harmo...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Design and measured results of an inverse class-F power amplifier for high efficiency operation built with an LDMOS transistor is reported in this paper. We describe the design methodology, in particular the choice of the optimum load impedance presented at the fundamental frequency and at the harmonics. Measurements performed at 1GHz on this one stage power amplifier demonstrate at 2dB power gain compression: 71.9% power added efficiency, 13.2W output power and 16dB power gain. These performances, to our knowledge, represent the highest output power and gain reported for an inverse class F power amplifier |
---|---|
ISSN: | 0149-645X |
DOI: | 10.1109/MWSYM.2006.249607 |