An 80 k-transistor configurable 25 MPixels/s video compression processor unit

An 80 k-transistor configurable 25 MPixels/s video compression processor unit

To address the varied requirements of portable video applications, new processor units are required that can execute a variety of intraframe coding algorithms in real-time. Furthermore, low complexity is required, as the intraframe coder is only one element of the complete video compression system....

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Molloy, S., Schoner, B., Madisetti, A., Jain, R.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Application specific integrated circuits
Clocks
CMOS technology
Discrete cosine transforms
Finite impulse response filter
Image coding
Packaging
Power dissipation
Very large scale integration
Video compression
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:To address the varied requirements of portable video applications, new processor units are required that can execute a variety of intraframe coding algorithms in real-time. Furthermore, low complexity is required, as the intraframe coder is only one element of the complete video compression system. Neither programmable video signal processors (VSPs) nor dedicated ASICs can satisfy all of the above needs. The video compression processor unit (VCPU) described in this paper is based on a configurable architecture. An efficiency comparison is presented between this processor unit, a programmable VSP E33 and three dedicated video ASICs.< >
DOI:10.1109/ISSCC.1994.344719