On testability of differential split-level CMOS circuits

On testability of differential split-level CMOS circuits

Differential Split-Level (DSL) CMOS logic offers large speed improvement in CMOS circuit techniques. In this paper, the problem of testing DSL circuits is addressed for the first time to the best of our knowledge. The behaviour of DSL circuits under single stuck-at, stuck-on and stuck-open faults is...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Aziz, S.M., Waller, W.A.J.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Circuit faults
Circuit testing
CMOS logic circuits
CMOS technology
DSL
Electrical fault detection
Fault detection
Logic circuits
Logic testing
Monitoring
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Differential Split-Level (DSL) CMOS logic offers large speed improvement in CMOS circuit techniques. In this paper, the problem of testing DSL circuits is addressed for the first time to the best of our knowledge. The behaviour of DSL circuits under single stuck-at, stuck-on and stuck-open faults is analyzed. It is shown that most of these faults in DSL circuits cannot be deterministically tested by logic monitoring. However, the presence of these faults can be detected by current monitoring.< >
ISSN:1063-9667
2380-6923
DOI:10.1109/ICVD.1994.282683