PLA test pattern generation with orthogonal transform
It is known that test pattern generation even for fixed structured realizations of digital circuits, i.e. PLAs is a NP-complete problem. With respect to the growing complexity of integrated circuits, this process has to be optimized to avoid large development and production cycles. The target of the...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 18 |
|---|---|
| container_issue | |
| container_start_page | 15 |
| container_title | |
| container_volume | |
| creator | Riege, M.W. Wolter, S. Anheier, W. |
| description | It is known that test pattern generation even for fixed structured realizations of digital circuits, i.e. PLAs is a NP-complete problem. With respect to the growing complexity of integrated circuits, this process has to be optimized to avoid large development and production cycles. The target of the authors' work is a method (as a part of fault simulation), which speeds up the process of test pattern generation for regular structures as PLAs, ROMs, RAMs and which also reduces time and storage complexity.< > |
| doi_str_mv | 10.1109/MT.1993.263156 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_263156</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>263156</ieee_id><sourcerecordid>263156</sourcerecordid><originalsourceid>FETCH-LOGICAL-i89t-c8ff5585ba72f8afcc2da05ca13b4ca34f9daac18af05be0f738bef6803b12943</originalsourceid><addsrcrecordid>eNotj71qwzAYRQWl0JJ67ZBJL2BXn35saQyhf-DQDt7DJ0VKFBI5SILSt28gvcsZDhy4hDwD6wCYedlMHRgjOt4LUP0dacygmQbdS1BMPJCmlCO7TkrOB3gk6ntc0epLpRes1edE9z75jDXOif7EeqBzrod5Pyc80ZoxlTDn8xO5D3gqvvnngkxvr9P6ox2_3j_Xq7GN2tTW6RCU0sriwIPG4BzfIVMOQVjpUMhgdogOroop61kYhLY-9JoJC9xIsSDLWzZ677eXHM-Yf7e3a-IPRXlEpA</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>PLA test pattern generation with orthogonal transform</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Riege, M.W. ; Wolter, S. ; Anheier, W.</creator><creatorcontrib>Riege, M.W. ; Wolter, S. ; Anheier, W.</creatorcontrib><description>It is known that test pattern generation even for fixed structured realizations of digital circuits, i.e. PLAs is a NP-complete problem. With respect to the growing complexity of integrated circuits, this process has to be optimized to avoid large development and production cycles. The target of the authors' work is a method (as a part of fault simulation), which speeds up the process of test pattern generation for regular structures as PLAs, ROMs, RAMs and which also reduces time and storage complexity.< ></description><identifier>ISBN: 9780818641503</identifier><identifier>ISBN: 0818641509</identifier><identifier>DOI: 10.1109/MT.1993.263156</identifier><language>eng</language><publisher>IEEE Comput. Soc. Press</publisher><subject>Boolean functions ; Ducts ; Equations ; Hamming weight ; Programmable logic arrays ; Test pattern generators</subject><ispartof>Records of the 1993 IEEE International Workshop on Memory Testing, 1993, p.15-18</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/263156$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/263156$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Riege, M.W.</creatorcontrib><creatorcontrib>Wolter, S.</creatorcontrib><creatorcontrib>Anheier, W.</creatorcontrib><title>PLA test pattern generation with orthogonal transform</title><title>Records of the 1993 IEEE International Workshop on Memory Testing</title><addtitle>MT</addtitle><description>It is known that test pattern generation even for fixed structured realizations of digital circuits, i.e. PLAs is a NP-complete problem. With respect to the growing complexity of integrated circuits, this process has to be optimized to avoid large development and production cycles. The target of the authors' work is a method (as a part of fault simulation), which speeds up the process of test pattern generation for regular structures as PLAs, ROMs, RAMs and which also reduces time and storage complexity.< ></description><subject>Boolean functions</subject><subject>Ducts</subject><subject>Equations</subject><subject>Hamming weight</subject><subject>Programmable logic arrays</subject><subject>Test pattern generators</subject><isbn>9780818641503</isbn><isbn>0818641509</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1993</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj71qwzAYRQWl0JJ67ZBJL2BXn35saQyhf-DQDt7DJ0VKFBI5SILSt28gvcsZDhy4hDwD6wCYedlMHRgjOt4LUP0dacygmQbdS1BMPJCmlCO7TkrOB3gk6ntc0epLpRes1edE9z75jDXOif7EeqBzrod5Pyc80ZoxlTDn8xO5D3gqvvnngkxvr9P6ox2_3j_Xq7GN2tTW6RCU0sriwIPG4BzfIVMOQVjpUMhgdogOroop61kYhLY-9JoJC9xIsSDLWzZ677eXHM-Yf7e3a-IPRXlEpA</recordid><startdate>1993</startdate><enddate>1993</enddate><creator>Riege, M.W.</creator><creator>Wolter, S.</creator><creator>Anheier, W.</creator><general>IEEE Comput. Soc. Press</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1993</creationdate><title>PLA test pattern generation with orthogonal transform</title><author>Riege, M.W. ; Wolter, S. ; Anheier, W.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i89t-c8ff5585ba72f8afcc2da05ca13b4ca34f9daac18af05be0f738bef6803b12943</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1993</creationdate><topic>Boolean functions</topic><topic>Ducts</topic><topic>Equations</topic><topic>Hamming weight</topic><topic>Programmable logic arrays</topic><topic>Test pattern generators</topic><toplevel>online_resources</toplevel><creatorcontrib>Riege, M.W.</creatorcontrib><creatorcontrib>Wolter, S.</creatorcontrib><creatorcontrib>Anheier, W.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Riege, M.W.</au><au>Wolter, S.</au><au>Anheier, W.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>PLA test pattern generation with orthogonal transform</atitle><btitle>Records of the 1993 IEEE International Workshop on Memory Testing</btitle><stitle>MT</stitle><date>1993</date><risdate>1993</risdate><spage>15</spage><epage>18</epage><pages>15-18</pages><isbn>9780818641503</isbn><isbn>0818641509</isbn><abstract>It is known that test pattern generation even for fixed structured realizations of digital circuits, i.e. PLAs is a NP-complete problem. With respect to the growing complexity of integrated circuits, this process has to be optimized to avoid large development and production cycles. The target of the authors' work is a method (as a part of fault simulation), which speeds up the process of test pattern generation for regular structures as PLAs, ROMs, RAMs and which also reduces time and storage complexity.< ></abstract><pub>IEEE Comput. Soc. Press</pub><doi>10.1109/MT.1993.263156</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 9780818641503 |
| ispartof | Records of the 1993 IEEE International Workshop on Memory Testing, 1993, p.15-18 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_263156 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Boolean functions Ducts Equations Hamming weight Programmable logic arrays Test pattern generators |
| title | PLA test pattern generation with orthogonal transform |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T19%3A29%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=PLA%20test%20pattern%20generation%20with%20orthogonal%20transform&rft.btitle=Records%20of%20the%201993%20IEEE%20International%20Workshop%20on%20Memory%20Testing&rft.au=Riege,%20M.W.&rft.date=1993&rft.spage=15&rft.epage=18&rft.pages=15-18&rft.isbn=9780818641503&rft.isbn_list=0818641509&rft_id=info:doi/10.1109/MT.1993.263156&rft_dat=%3Cieee_6IE%3E263156%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=263156&rfr_iscdi=true |