Area-efficient architectures for the Viterbi algorithm II. Applications

In part I the theoretical foundations of a new class of area-efficient architectures for the Viterbi algorithm were established. Area-efficient architectures for practical codes are presented here to illustrate the design procedures and demonstrate the favourable area-time tradeoff results. Three ex...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	IEEE transactions on communications 1993-05, Vol.41 (5), p.802-807
Hauptverfasser:	Shung, C.B., Lin, H.-D., Cypher, R., Siegel, P.H., Thapar, H.K.
Format:	Artikel
Sprache:	eng
Schlagworte:	Applied sciences Coding, codes Communications Society Convolutional codes Decoding Exact sciences and technology Information, signal and communications theory Modulation coding Partial response channels Pipelines Scheduling Signal and communications theory Signal processing Telecommunications and information theory Very large scale integration Viterbi algorithm
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!