Area-efficient architectures for the Viterbi algorithm II. Applications

In part I the theoretical foundations of a new class of area-efficient architectures for the Viterbi algorithm were established. Area-efficient architectures for practical codes are presented here to illustrate the design procedures and demonstrate the favourable area-time tradeoff results. Three ex...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on communications 1993-05, Vol.41 (5), p.802-807
Hauptverfasser: Shung, C.B., Lin, H.-D., Cypher, R., Siegel, P.H., Thapar, H.K.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 807
container_issue 5
container_start_page 802
container_title IEEE transactions on communications
container_volume 41
creator Shung, C.B.
Lin, H.-D.
Cypher, R.
Siegel, P.H.
Thapar, H.K.
description In part I the theoretical foundations of a new class of area-efficient architectures for the Viterbi algorithm were established. Area-efficient architectures for practical codes are presented here to illustrate the design procedures and demonstrate the favourable area-time tradeoff results. Three examples from convolutional codes, matched-spectral-null (MSN) trellis codes, and Ungerboeck codes are presented. The application of the area-efficient techniques to codes with a very large number of states, codes with time-varying trellises, and a programmable Viterbi decoder is discussed.< >
doi_str_mv 10.1109/26.225495
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_ieee_primary_225495</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>225495</ieee_id><sourcerecordid>28548315</sourcerecordid><originalsourceid>FETCH-LOGICAL-c1535-77b13eeece1fac206d7a26a91c91f17e424d3c4dbae904c98cf4f2291d8335a3</originalsourceid><addsrcrecordid>eNo9kE1Lw0AQhhdRsFYPXj3lIIKH1P3M7h5L0RooeClew3Yya1fSJO6mB_-9kZSeBmaeeYd5CLlndMEYtS-8WHCupFUXZMaUMjk1Sl-SGaWW5oXW5prcpPRNKZVUiBlZLyO6HL0PELAdMhdhHwaE4RgxZb6L2bDH7HNsxV3IXPPVxTDsD1lZLrJl3zcB3BC6Nt2SK--ahHenOifbt9ft6j3ffKzL1XKTA1NC5VrvmEBEQOYdcFrU2vHCWQaWeaZRclkLkPXOoaUSrAEvPeeW1UYI5cScPE2xfex-jpiG6hASYNO4FrtjqrhR0ojx1Jw8TyDELqWIvupjOLj4WzFa_ZuqeFFNpkb28RTqErjGR9dCSOcFafQoUo7Yw4SF8YHz9JTxB_L8b-Y</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>28548315</pqid></control><display><type>article</type><title>Area-efficient architectures for the Viterbi algorithm II. Applications</title><source>IEEE Electronic Library (IEL)</source><creator>Shung, C.B. ; Lin, H.-D. ; Cypher, R. ; Siegel, P.H. ; Thapar, H.K.</creator><creatorcontrib>Shung, C.B. ; Lin, H.-D. ; Cypher, R. ; Siegel, P.H. ; Thapar, H.K.</creatorcontrib><description>In part I the theoretical foundations of a new class of area-efficient architectures for the Viterbi algorithm were established. Area-efficient architectures for practical codes are presented here to illustrate the design procedures and demonstrate the favourable area-time tradeoff results. Three examples from convolutional codes, matched-spectral-null (MSN) trellis codes, and Ungerboeck codes are presented. The application of the area-efficient techniques to codes with a very large number of states, codes with time-varying trellises, and a programmable Viterbi decoder is discussed.&lt; &gt;</description><identifier>ISSN: 0090-6778</identifier><identifier>EISSN: 1558-0857</identifier><identifier>DOI: 10.1109/26.225495</identifier><identifier>CODEN: IECMBT</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Applied sciences ; Coding, codes ; Communications Society ; Convolutional codes ; Decoding ; Exact sciences and technology ; Information, signal and communications theory ; Modulation coding ; Partial response channels ; Pipelines ; Scheduling ; Signal and communications theory ; Signal processing ; Telecommunications and information theory ; Very large scale integration ; Viterbi algorithm</subject><ispartof>IEEE transactions on communications, 1993-05, Vol.41 (5), p.802-807</ispartof><rights>1993 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c1535-77b13eeece1fac206d7a26a91c91f17e424d3c4dbae904c98cf4f2291d8335a3</citedby><cites>FETCH-LOGICAL-c1535-77b13eeece1fac206d7a26a91c91f17e424d3c4dbae904c98cf4f2291d8335a3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/225495$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27903,27904,54737</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/225495$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=4875584$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Shung, C.B.</creatorcontrib><creatorcontrib>Lin, H.-D.</creatorcontrib><creatorcontrib>Cypher, R.</creatorcontrib><creatorcontrib>Siegel, P.H.</creatorcontrib><creatorcontrib>Thapar, H.K.</creatorcontrib><title>Area-efficient architectures for the Viterbi algorithm II. Applications</title><title>IEEE transactions on communications</title><addtitle>TCOMM</addtitle><description>In part I the theoretical foundations of a new class of area-efficient architectures for the Viterbi algorithm were established. Area-efficient architectures for practical codes are presented here to illustrate the design procedures and demonstrate the favourable area-time tradeoff results. Three examples from convolutional codes, matched-spectral-null (MSN) trellis codes, and Ungerboeck codes are presented. The application of the area-efficient techniques to codes with a very large number of states, codes with time-varying trellises, and a programmable Viterbi decoder is discussed.&lt; &gt;</description><subject>Applied sciences</subject><subject>Coding, codes</subject><subject>Communications Society</subject><subject>Convolutional codes</subject><subject>Decoding</subject><subject>Exact sciences and technology</subject><subject>Information, signal and communications theory</subject><subject>Modulation coding</subject><subject>Partial response channels</subject><subject>Pipelines</subject><subject>Scheduling</subject><subject>Signal and communications theory</subject><subject>Signal processing</subject><subject>Telecommunications and information theory</subject><subject>Very large scale integration</subject><subject>Viterbi algorithm</subject><issn>0090-6778</issn><issn>1558-0857</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1993</creationdate><recordtype>article</recordtype><recordid>eNo9kE1Lw0AQhhdRsFYPXj3lIIKH1P3M7h5L0RooeClew3Yya1fSJO6mB_-9kZSeBmaeeYd5CLlndMEYtS-8WHCupFUXZMaUMjk1Sl-SGaWW5oXW5prcpPRNKZVUiBlZLyO6HL0PELAdMhdhHwaE4RgxZb6L2bDH7HNsxV3IXPPVxTDsD1lZLrJl3zcB3BC6Nt2SK--ahHenOifbt9ft6j3ffKzL1XKTA1NC5VrvmEBEQOYdcFrU2vHCWQaWeaZRclkLkPXOoaUSrAEvPeeW1UYI5cScPE2xfex-jpiG6hASYNO4FrtjqrhR0ojx1Jw8TyDELqWIvupjOLj4WzFa_ZuqeFFNpkb28RTqErjGR9dCSOcFafQoUo7Yw4SF8YHz9JTxB_L8b-Y</recordid><startdate>19930501</startdate><enddate>19930501</enddate><creator>Shung, C.B.</creator><creator>Lin, H.-D.</creator><creator>Cypher, R.</creator><creator>Siegel, P.H.</creator><creator>Thapar, H.K.</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>19930501</creationdate><title>Area-efficient architectures for the Viterbi algorithm II. Applications</title><author>Shung, C.B. ; Lin, H.-D. ; Cypher, R. ; Siegel, P.H. ; Thapar, H.K.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c1535-77b13eeece1fac206d7a26a91c91f17e424d3c4dbae904c98cf4f2291d8335a3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1993</creationdate><topic>Applied sciences</topic><topic>Coding, codes</topic><topic>Communications Society</topic><topic>Convolutional codes</topic><topic>Decoding</topic><topic>Exact sciences and technology</topic><topic>Information, signal and communications theory</topic><topic>Modulation coding</topic><topic>Partial response channels</topic><topic>Pipelines</topic><topic>Scheduling</topic><topic>Signal and communications theory</topic><topic>Signal processing</topic><topic>Telecommunications and information theory</topic><topic>Very large scale integration</topic><topic>Viterbi algorithm</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Shung, C.B.</creatorcontrib><creatorcontrib>Lin, H.-D.</creatorcontrib><creatorcontrib>Cypher, R.</creatorcontrib><creatorcontrib>Siegel, P.H.</creatorcontrib><creatorcontrib>Thapar, H.K.</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on communications</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Shung, C.B.</au><au>Lin, H.-D.</au><au>Cypher, R.</au><au>Siegel, P.H.</au><au>Thapar, H.K.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Area-efficient architectures for the Viterbi algorithm II. Applications</atitle><jtitle>IEEE transactions on communications</jtitle><stitle>TCOMM</stitle><date>1993-05-01</date><risdate>1993</risdate><volume>41</volume><issue>5</issue><spage>802</spage><epage>807</epage><pages>802-807</pages><issn>0090-6778</issn><eissn>1558-0857</eissn><coden>IECMBT</coden><abstract>In part I the theoretical foundations of a new class of area-efficient architectures for the Viterbi algorithm were established. Area-efficient architectures for practical codes are presented here to illustrate the design procedures and demonstrate the favourable area-time tradeoff results. Three examples from convolutional codes, matched-spectral-null (MSN) trellis codes, and Ungerboeck codes are presented. The application of the area-efficient techniques to codes with a very large number of states, codes with time-varying trellises, and a programmable Viterbi decoder is discussed.&lt; &gt;</abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/26.225495</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0090-6778
ispartof IEEE transactions on communications, 1993-05, Vol.41 (5), p.802-807
issn 0090-6778
1558-0857
language eng
recordid cdi_ieee_primary_225495
source IEEE Electronic Library (IEL)
subjects Applied sciences
Coding, codes
Communications Society
Convolutional codes
Decoding
Exact sciences and technology
Information, signal and communications theory
Modulation coding
Partial response channels
Pipelines
Scheduling
Signal and communications theory
Signal processing
Telecommunications and information theory
Very large scale integration
Viterbi algorithm
title Area-efficient architectures for the Viterbi algorithm II. Applications
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T04%3A31%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Area-efficient%20architectures%20for%20the%20Viterbi%20algorithm%20II.%20Applications&rft.jtitle=IEEE%20transactions%20on%20communications&rft.au=Shung,%20C.B.&rft.date=1993-05-01&rft.volume=41&rft.issue=5&rft.spage=802&rft.epage=807&rft.pages=802-807&rft.issn=0090-6778&rft.eissn=1558-0857&rft.coden=IECMBT&rft_id=info:doi/10.1109/26.225495&rft_dat=%3Cproquest_RIE%3E28548315%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=28548315&rft_id=info:pmid/&rft_ieee_id=225495&rfr_iscdi=true