Bit stream processing for /spl Delta/-/spl Sigma/ FM-to-digital converters
This paper presents the novel concept of adopting bit stream processing at the output stage of a parallel Delta-Sigma FM-to-digital converter. Addition of bit streams by interleaving allows speed to be traded with circuit complexity, chip area and power consumption. The conventional implementation e...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | This paper presents the novel concept of adopting bit stream processing at the output stage of a parallel Delta-Sigma FM-to-digital converter. Addition of bit streams by interleaving allows speed to be traded with circuit complexity, chip area and power consumption. The conventional implementation employing a summing tree is substituted by a simple and compact multiplexing tree. The inherent simplicity renders the converter easy to reconfigure. System theory and simulation results are presented |
---|---|
ISSN: | 0271-4302 2158-1525 |
DOI: | 10.1109/ISCAS.2006.1693729 |