Development of a FPGA-based control IC for PMSM drive with adaptive fuzzy control
A new generation of field programmable gate array (FPGA) technologies enables to integrate an embedded processor IP (intellectual property) and an application IP into a SoPC (system-on-a-programmable-chip) environment. The development of high performance speed control of a permanent magnet synchrono...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A new generation of field programmable gate array (FPGA) technologies enables to integrate an embedded processor IP (intellectual property) and an application IP into a SoPC (system-on-a-programmable-chip) environment. The development of high performance speed control of a permanent magnet synchronous motor (PMSM) drive based on this SoPC environment is presented in this paper. Firstly, the mathematic model of PMSM is defined and the vector control used in the current loop of the PMSM drive is explained. Then, an adaptive fuzzy controller is constructed by using the fuzzy basis function and parameter adjustable mechanism, which is used to cope with the dynamic uncertainty and external load effect in the PMSM drive. After that, a FPGA-based control IC is designed to realize the controllers. The FPGA-based control IC has two IPs, an Nios embedded processor IP and an application IP. The Nios processor is used to perform the function of an adaptive fuzzy control in speed loop of PMSM drive. The application IP is used to perform the current vector control of the PMSM drive, which includes SVPWM generation, coordinate transformation, PI controller and the pulse detection of the quadrature encoder. The former is implemented by using software due to the complicated control algorithm and low sampling frequency control (speed control: less than 1 kHz). The latter is implemented by hardware due to the need of high sampling frequency control (current loop: 16 kHz, PWM circuit: 4/spl sim/8 MHz) but simple computation. At last, an experimental system has been set up and some experimental results have been demonstrated. |
---|---|
ISSN: | 1553-572X |
DOI: | 10.1109/IECON.2005.1569134 |