Low-power small-area digital I/O cell

A novel low-power and small-area digital I/O cell is proposed in this work. The new input/output (I/O) cell drastically reduces the I/O power consumption, which has been considered as the major power dissipation of the whole chip. The maximum operating clock is 500 MHz given a 10-pF offchip load. On...

Ausführliche Beschreibung

Bibliographische Detailangaben

Veröffentlicht in:	IEEE transactions on circuits and systems. 2, Analog and digital signal processing Analog and digital signal processing, 2005-08, Vol.52 (8), p.508-511
Hauptverfasser:	Wang, C.-C, Lee, C.-L, Tseng, Y.-L, Chen, C.-S, Hu, R
Format:	Artikel
Sprache:	eng
Schlagworte:	Bandwidth Bidirectional Clocks Delay Electrostatic discharge Energy consumption half swing input/output (I/O) cell medium threshold Power dissipation Printed circuits Transmitters Voltage Wires zero threshold
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!