Board level drop test reliability of IC packages

This paper discusses the effect of board design, the failure mechanism and the board level drop impact performance of two types of common IC packages for hand held electronic product applications namely QFN and CSP, when subjected to the JESD22-B111 test methodology. A method to design test board us...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Chai, T.C., Quek, S., Hnin, W.Y., Wong, E.H., Chia, J., Wang, Y.Y., Tan, Y.M., Lim, C.T.
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	Application specific integrated circuits Capacitive sensors Chip scale packaging Design methodology Electronic equipment testing Electronics packaging Failure analysis Integrated circuit packaging Integrated circuit testing Materials testing
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	This paper discusses the effect of board design, the failure mechanism and the board level drop impact performance of two types of common IC packages for hand held electronic product applications namely QFN and CSP, when subjected to the JESD22-B111 test methodology. A method to design test board using low cost 2-layer FR4 material instead of more expensive buildup technologies for board level drop impact test have been developed. Finite element analysis (FEA) of the stress and strain fields during drop impact of the CSP and QFN were performed and verified experimentally. In addition, a cyclic constrained bend test has shown good feasibility to be considered as a simpler alternative assessment of solder joint performance under high strain rate loading.
ISSN:	0569-5503 2377-5726
DOI:	10.1109/ECTC.2005.1441335