Using hardware to configure a load-balanced switch
Efficient router architectures should have predictable throughput and scalable capacity, as well as internal optical technology (such as optical switches and wavelength division multiplexing) that can increase capacity by reducing power consumption. The load-balanced switch is a promising way to sca...
Gespeichert in:
Veröffentlicht in: | IEEE MICRO 2005-01, Vol.25 (1), p.70-78 |
---|---|
Hauptverfasser: | , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 78 |
---|---|
container_issue | 1 |
container_start_page | 70 |
container_title | IEEE MICRO |
container_volume | 25 |
creator | Srikanth Arekapudi Chuang, S.-T. Keslassy, I. McKeown, N. |
description | Efficient router architectures should have predictable throughput and scalable capacity, as well as internal optical technology (such as optical switches and wavelength division multiplexing) that can increase capacity by reducing power consumption. The load-balanced switch is a promising way to scale router capacity. In this 100-terabit-per-second router, an optical switch spreads traffic evenly among linecards. When the network operator adds or removes linecards, reconfiguring the switch can be time consuming, but a polynomial-time algorithm drastically reduces the required memory-intensive operations, yielding a switch-reconfiguration time below 50 ms. |
doi_str_mv | 10.1109/MM.2005.23 |
format | Article |
fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_ieee_primary_1411718</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1411718</ieee_id><sourcerecordid>28846288</sourcerecordid><originalsourceid>FETCH-LOGICAL-c304t-d6efdb597488b336f583abcf1e44f65c42ed115d2081e7c5a8376a1fa105763f3</originalsourceid><addsrcrecordid>eNpd0M9LwzAUB_AgCs7pxauX4sGD0JmXlzbpUcb8ASte3DmkabJ1dO1MWob_vRkTBC_v8eDD48uXkFugMwBaPJXljFGazRiekQkUKFIOHM_JhDLBUhDILslVCFsaEaNyQtgqNN062WhfH7S3ydAnpu9csx7joZO213Va6VZ3xtZJODSD2VyTC6fbYG9-95SsXhaf87d0-fH6Pn9epgYpH9I6t66uskJwKSvE3GUSdWUcWM5dnhnObA2Q1TEGWGEyLVHkGpwGmokcHU7Jw-nv3vdfow2D2jXB2DaGsf0YFJOS53FEeP8PbvvRdzGbgiJHAYA8oscTMr4PwVun9r7Zaf-tgKpjd6os1bE7xTDiuxNurLV_kAMIkPgD8iBn2A</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>196371134</pqid></control><display><type>article</type><title>Using hardware to configure a load-balanced switch</title><source>IEEE Electronic Library (IEL)</source><creator>Srikanth Arekapudi ; Chuang, S.-T. ; Keslassy, I. ; McKeown, N.</creator><creatorcontrib>Srikanth Arekapudi ; Chuang, S.-T. ; Keslassy, I. ; McKeown, N.</creatorcontrib><description>Efficient router architectures should have predictable throughput and scalable capacity, as well as internal optical technology (such as optical switches and wavelength division multiplexing) that can increase capacity by reducing power consumption. The load-balanced switch is a promising way to scale router capacity. In this 100-terabit-per-second router, an optical switch spreads traffic evenly among linecards. When the network operator adds or removes linecards, reconfiguring the switch can be time consuming, but a polynomial-time algorithm drastically reduces the required memory-intensive operations, yielding a switch-reconfiguration time below 50 ms.</description><identifier>ISSN: 0272-1732</identifier><identifier>EISSN: 1937-4143</identifier><identifier>DOI: 10.1109/MM.2005.23</identifier><identifier>CODEN: IEMIDZ</identifier><language>eng</language><publisher>Los Alamitos: IEEE</publisher><subject>Algorithms ; Computer science ; Digital switching ; Fabrics ; Hardware ; Matrix decomposition ; Optical packet switching ; Optical switches ; Polynomials ; Routers ; Software algorithms ; Telecommunication traffic ; Throughput ; Wavelength division multiplexing</subject><ispartof>IEEE MICRO, 2005-01, Vol.25 (1), p.70-78</ispartof><rights>Copyright Institute of Electrical and Electronics Engineers, Inc. (IEEE) Jan/Feb 2005</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c304t-d6efdb597488b336f583abcf1e44f65c42ed115d2081e7c5a8376a1fa105763f3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1411718$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1411718$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Srikanth Arekapudi</creatorcontrib><creatorcontrib>Chuang, S.-T.</creatorcontrib><creatorcontrib>Keslassy, I.</creatorcontrib><creatorcontrib>McKeown, N.</creatorcontrib><title>Using hardware to configure a load-balanced switch</title><title>IEEE MICRO</title><addtitle>MM</addtitle><description>Efficient router architectures should have predictable throughput and scalable capacity, as well as internal optical technology (such as optical switches and wavelength division multiplexing) that can increase capacity by reducing power consumption. The load-balanced switch is a promising way to scale router capacity. In this 100-terabit-per-second router, an optical switch spreads traffic evenly among linecards. When the network operator adds or removes linecards, reconfiguring the switch can be time consuming, but a polynomial-time algorithm drastically reduces the required memory-intensive operations, yielding a switch-reconfiguration time below 50 ms.</description><subject>Algorithms</subject><subject>Computer science</subject><subject>Digital switching</subject><subject>Fabrics</subject><subject>Hardware</subject><subject>Matrix decomposition</subject><subject>Optical packet switching</subject><subject>Optical switches</subject><subject>Polynomials</subject><subject>Routers</subject><subject>Software algorithms</subject><subject>Telecommunication traffic</subject><subject>Throughput</subject><subject>Wavelength division multiplexing</subject><issn>0272-1732</issn><issn>1937-4143</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2005</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpd0M9LwzAUB_AgCs7pxauX4sGD0JmXlzbpUcb8ASte3DmkabJ1dO1MWob_vRkTBC_v8eDD48uXkFugMwBaPJXljFGazRiekQkUKFIOHM_JhDLBUhDILslVCFsaEaNyQtgqNN062WhfH7S3ydAnpu9csx7joZO213Va6VZ3xtZJODSD2VyTC6fbYG9-95SsXhaf87d0-fH6Pn9epgYpH9I6t66uskJwKSvE3GUSdWUcWM5dnhnObA2Q1TEGWGEyLVHkGpwGmokcHU7Jw-nv3vdfow2D2jXB2DaGsf0YFJOS53FEeP8PbvvRdzGbgiJHAYA8oscTMr4PwVun9r7Zaf-tgKpjd6os1bE7xTDiuxNurLV_kAMIkPgD8iBn2A</recordid><startdate>200501</startdate><enddate>200501</enddate><creator>Srikanth Arekapudi</creator><creator>Chuang, S.-T.</creator><creator>Keslassy, I.</creator><creator>McKeown, N.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>200501</creationdate><title>Using hardware to configure a load-balanced switch</title><author>Srikanth Arekapudi ; Chuang, S.-T. ; Keslassy, I. ; McKeown, N.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c304t-d6efdb597488b336f583abcf1e44f65c42ed115d2081e7c5a8376a1fa105763f3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2005</creationdate><topic>Algorithms</topic><topic>Computer science</topic><topic>Digital switching</topic><topic>Fabrics</topic><topic>Hardware</topic><topic>Matrix decomposition</topic><topic>Optical packet switching</topic><topic>Optical switches</topic><topic>Polynomials</topic><topic>Routers</topic><topic>Software algorithms</topic><topic>Telecommunication traffic</topic><topic>Throughput</topic><topic>Wavelength division multiplexing</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Srikanth Arekapudi</creatorcontrib><creatorcontrib>Chuang, S.-T.</creatorcontrib><creatorcontrib>Keslassy, I.</creatorcontrib><creatorcontrib>McKeown, N.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEEE MICRO</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Srikanth Arekapudi</au><au>Chuang, S.-T.</au><au>Keslassy, I.</au><au>McKeown, N.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Using hardware to configure a load-balanced switch</atitle><jtitle>IEEE MICRO</jtitle><stitle>MM</stitle><date>2005-01</date><risdate>2005</risdate><volume>25</volume><issue>1</issue><spage>70</spage><epage>78</epage><pages>70-78</pages><issn>0272-1732</issn><eissn>1937-4143</eissn><coden>IEMIDZ</coden><abstract>Efficient router architectures should have predictable throughput and scalable capacity, as well as internal optical technology (such as optical switches and wavelength division multiplexing) that can increase capacity by reducing power consumption. The load-balanced switch is a promising way to scale router capacity. In this 100-terabit-per-second router, an optical switch spreads traffic evenly among linecards. When the network operator adds or removes linecards, reconfiguring the switch can be time consuming, but a polynomial-time algorithm drastically reduces the required memory-intensive operations, yielding a switch-reconfiguration time below 50 ms.</abstract><cop>Los Alamitos</cop><pub>IEEE</pub><doi>10.1109/MM.2005.23</doi><tpages>9</tpages><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 0272-1732 |
ispartof | IEEE MICRO, 2005-01, Vol.25 (1), p.70-78 |
issn | 0272-1732 1937-4143 |
language | eng |
recordid | cdi_ieee_primary_1411718 |
source | IEEE Electronic Library (IEL) |
subjects | Algorithms Computer science Digital switching Fabrics Hardware Matrix decomposition Optical packet switching Optical switches Polynomials Routers Software algorithms Telecommunication traffic Throughput Wavelength division multiplexing |
title | Using hardware to configure a load-balanced switch |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T07%3A28%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Using%20hardware%20to%20configure%20a%20load-balanced%20switch&rft.jtitle=IEEE%20MICRO&rft.au=Srikanth%20Arekapudi&rft.date=2005-01&rft.volume=25&rft.issue=1&rft.spage=70&rft.epage=78&rft.pages=70-78&rft.issn=0272-1732&rft.eissn=1937-4143&rft.coden=IEMIDZ&rft_id=info:doi/10.1109/MM.2005.23&rft_dat=%3Cproquest_RIE%3E28846288%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=196371134&rft_id=info:pmid/&rft_ieee_id=1411718&rfr_iscdi=true |