An economic analysis and ROI model for nanometer test
This work describes an economic and return-on-investment (RoI) model for a test methodology that ensures product quality for logic devices that are in the 130 nm technology node and below. We describe the key components of the nanometer test methodology (NTM) and how it drives the model. In addition...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 524 |
|---|---|
| container_issue | |
| container_start_page | 518 |
| container_title | |
| container_volume | |
| creator | Keller, B. Tegethoff, M. Bartenstein, T. Chickermane, V. |
| description | This work describes an economic and return-on-investment (RoI) model for a test methodology that ensures product quality for logic devices that are in the 130 nm technology node and below. We describe the key components of the nanometer test methodology (NTM) and how it drives the model. In addition to ensuring product quality we address the cost of test and time to volume and how both factors can be improved. Examples from realistic scenarios are provided to illustrate the net savings from the proposed NTM using this model. |
| doi_str_mv | 10.1109/TEST.2004.1386988 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>pascalfrancis_6IE</sourceid><recordid>TN_cdi_ieee_primary_1386988</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1386988</ieee_id><sourcerecordid>18631396</sourcerecordid><originalsourceid>FETCH-LOGICAL-i205t-552db662c7fd1e1f04f7e81d1a989af7426d05c1d15ae12c527e6bd61cec0a273</originalsourceid><addsrcrecordid>eNpFkM1LAzEQxQMiqLV_gHjJxeOuM8nmY4-lVC0UCrqeS5pMILIfZbOX_vcurOBc5vHej4E3jD0hlIhQvza7r6YUAFWJ0ura2hv2AMaCtMqCuGPrnH9gHllrrdU9U5uekx_6oUueu96115zyLAL_PO55NwRqeRxG3rsZoYlGPlGeHtltdG2m9d9ese-3XbP9KA7H9_12cyiSADUVSolw1lp4EwMSRqiiIYsBXW1rF00ldADlZ0M5QuGVMKTPQaMnD04YuWIvy92Ly961cXS9T_l0GVPnxusJrZY4N5m554VLRPQfLx-Qv71nUB4</addsrcrecordid><sourcetype>Index Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An economic analysis and ROI model for nanometer test</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Keller, B. ; Tegethoff, M. ; Bartenstein, T. ; Chickermane, V.</creator><creatorcontrib>Keller, B. ; Tegethoff, M. ; Bartenstein, T. ; Chickermane, V.</creatorcontrib><description>This work describes an economic and return-on-investment (RoI) model for a test methodology that ensures product quality for logic devices that are in the 130 nm technology node and below. We describe the key components of the nanometer test methodology (NTM) and how it drives the model. In addition to ensuring product quality we address the cost of test and time to volume and how both factors can be improved. Examples from realistic scenarios are provided to illustrate the net savings from the proposed NTM using this model.</description><identifier>ISBN: 0780385802</identifier><identifier>ISBN: 9780780385801</identifier><identifier>DOI: 10.1109/TEST.2004.1386988</identifier><language>eng</language><publisher>Piscataway NJ: IEEE</publisher><subject>Applied sciences ; Circuit faults ; Circuit testing ; Costs ; Delay effects ; Electronics ; Exact sciences and technology ; Frequency ; Geometry ; Leakage current ; Logic devices ; Manufacturing ; Semiconductor device testing ; Testing, measurement, noise and reliability</subject><ispartof>2004 International Conferce on Test, 2004, p.518-524</ispartof><rights>2007 INIST-CNRS</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1386988$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2057,4049,4050,27924,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1386988$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=18631396$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Keller, B.</creatorcontrib><creatorcontrib>Tegethoff, M.</creatorcontrib><creatorcontrib>Bartenstein, T.</creatorcontrib><creatorcontrib>Chickermane, V.</creatorcontrib><title>An economic analysis and ROI model for nanometer test</title><title>2004 International Conferce on Test</title><addtitle>TEST</addtitle><description>This work describes an economic and return-on-investment (RoI) model for a test methodology that ensures product quality for logic devices that are in the 130 nm technology node and below. We describe the key components of the nanometer test methodology (NTM) and how it drives the model. In addition to ensuring product quality we address the cost of test and time to volume and how both factors can be improved. Examples from realistic scenarios are provided to illustrate the net savings from the proposed NTM using this model.</description><subject>Applied sciences</subject><subject>Circuit faults</subject><subject>Circuit testing</subject><subject>Costs</subject><subject>Delay effects</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Frequency</subject><subject>Geometry</subject><subject>Leakage current</subject><subject>Logic devices</subject><subject>Manufacturing</subject><subject>Semiconductor device testing</subject><subject>Testing, measurement, noise and reliability</subject><isbn>0780385802</isbn><isbn>9780780385801</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2004</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpFkM1LAzEQxQMiqLV_gHjJxeOuM8nmY4-lVC0UCrqeS5pMILIfZbOX_vcurOBc5vHej4E3jD0hlIhQvza7r6YUAFWJ0ura2hv2AMaCtMqCuGPrnH9gHllrrdU9U5uekx_6oUueu96115zyLAL_PO55NwRqeRxG3rsZoYlGPlGeHtltdG2m9d9ese-3XbP9KA7H9_12cyiSADUVSolw1lp4EwMSRqiiIYsBXW1rF00ldADlZ0M5QuGVMKTPQaMnD04YuWIvy92Ly961cXS9T_l0GVPnxusJrZY4N5m554VLRPQfLx-Qv71nUB4</recordid><startdate>2004</startdate><enddate>2004</enddate><creator>Keller, B.</creator><creator>Tegethoff, M.</creator><creator>Bartenstein, T.</creator><creator>Chickermane, V.</creator><general>IEEE</general><general>International Test Conference</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope><scope>IQODW</scope></search><sort><creationdate>2004</creationdate><title>An economic analysis and ROI model for nanometer test</title><author>Keller, B. ; Tegethoff, M. ; Bartenstein, T. ; Chickermane, V.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i205t-552db662c7fd1e1f04f7e81d1a989af7426d05c1d15ae12c527e6bd61cec0a273</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2004</creationdate><topic>Applied sciences</topic><topic>Circuit faults</topic><topic>Circuit testing</topic><topic>Costs</topic><topic>Delay effects</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Frequency</topic><topic>Geometry</topic><topic>Leakage current</topic><topic>Logic devices</topic><topic>Manufacturing</topic><topic>Semiconductor device testing</topic><topic>Testing, measurement, noise and reliability</topic><toplevel>online_resources</toplevel><creatorcontrib>Keller, B.</creatorcontrib><creatorcontrib>Tegethoff, M.</creatorcontrib><creatorcontrib>Bartenstein, T.</creatorcontrib><creatorcontrib>Chickermane, V.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection><collection>Pascal-Francis</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Keller, B.</au><au>Tegethoff, M.</au><au>Bartenstein, T.</au><au>Chickermane, V.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An economic analysis and ROI model for nanometer test</atitle><btitle>2004 International Conferce on Test</btitle><stitle>TEST</stitle><date>2004</date><risdate>2004</risdate><spage>518</spage><epage>524</epage><pages>518-524</pages><isbn>0780385802</isbn><isbn>9780780385801</isbn><abstract>This work describes an economic and return-on-investment (RoI) model for a test methodology that ensures product quality for logic devices that are in the 130 nm technology node and below. We describe the key components of the nanometer test methodology (NTM) and how it drives the model. In addition to ensuring product quality we address the cost of test and time to volume and how both factors can be improved. Examples from realistic scenarios are provided to illustrate the net savings from the proposed NTM using this model.</abstract><cop>Piscataway NJ</cop><cop>Washington DC</cop><pub>IEEE</pub><doi>10.1109/TEST.2004.1386988</doi><tpages>7</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 0780385802 |
| ispartof | 2004 International Conferce on Test, 2004, p.518-524 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_1386988 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Applied sciences Circuit faults Circuit testing Costs Delay effects Electronics Exact sciences and technology Frequency Geometry Leakage current Logic devices Manufacturing Semiconductor device testing Testing, measurement, noise and reliability |
| title | An economic analysis and ROI model for nanometer test |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T18%3A28%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-pascalfrancis_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20economic%20analysis%20and%20ROI%20model%20for%20nanometer%20test&rft.btitle=2004%20International%20Conferce%20on%20Test&rft.au=Keller,%20B.&rft.date=2004&rft.spage=518&rft.epage=524&rft.pages=518-524&rft.isbn=0780385802&rft.isbn_list=9780780385801&rft_id=info:doi/10.1109/TEST.2004.1386988&rft_dat=%3Cpascalfrancis_6IE%3E18631396%3C/pascalfrancis_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1386988&rfr_iscdi=true |