The K2 parallel processor: architecture and hardware implementation

The K2 parallel processor: architecture and hardware implementation

K2 is a distributed-memory parallel processor designed to support a multiuser, multitasking, time-sharing operating system and an automatically parallelizing Fortran compiler. The architecture and the hardware implementation of K2 are presented. The authors focus on the architectural features requir...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Annaratone, M., Fillo, M., Nakabayashi, K., Viredaz, M.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Debugging
Hardware
Information processing
Laboratories
Operating systems
Permission
Process design
Sun
Time sharing computer systems
Topology
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:K2 is a distributed-memory parallel processor designed to support a multiuser, multitasking, time-sharing operating system and an automatically parallelizing Fortran compiler. The architecture and the hardware implementation of K2 are presented. The authors focus on the architectural features required by the operating system and the compiler. A prototype machine with 24 processors is currently being developed.< >
DOI:10.1109/ISCA.1990.134512