Three dimensional multiple valued circuits design based on single-electron logic

The three-dimensional (3D) model of a multiple valued network, based on a hypercube-like topology, is proposed. A graph embedding technique is used to design hypercube based structures. It is shown that the hypercube-like topology is a single-electron transistor (SET) technology-oriented solution to...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Yanushkevich, S.N., Shmerko, V.P., Guy, L., Lu, D.C.
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	Applied sciences Circuit synthesis Computer science control theory systems Data structures Decision trees Design methodology Electronics Exact sciences and technology Hypercubes Integrated circuits Integrated circuits by function (including memories and processors) Josephson junctions Logic circuits Logic design Logical, boolean and switching functions Network topology Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Space technology Theoretical computing
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	The three-dimensional (3D) model of a multiple valued network, based on a hypercube-like topology, is proposed. A graph embedding technique is used to design hypercube based structures. It is shown that the hypercube-like topology is a single-electron transistor (SET) technology-oriented solution to the implementation of multiple-valued networks.
ISSN:	0195-623X 2378-2226
DOI:	10.1109/ISMVL.2004.1319954