A new fast and accurate method of extracting the parasitics of multi-layer packages

Due to the increase of portable and high performance integrated circuit (IC) applications, package designs get smaller and more complex. Chip scaled multi-layer IC packages become one of the solutions to accommodate such requirements. In the design environment for complicated packages, a fast and ac...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Young-Soek Hong, Joon-Ho Choi, Chang-Woo Ko, Jin-Won Kim, Gi-Joung Jang, Moon-Hyun Yoo, Jeong-Taek Kong
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Due to the increase of portable and high performance integrated circuit (IC) applications, package designs get smaller and more complex. Chip scaled multi-layer IC packages become one of the solutions to accommodate such requirements. In the design environment for complicated packages, a fast and accurate interconnect parasitic extraction method is very important in order to explore alternative designs in a limited time and to cope with lacking of design margins. This paper proposes a novel interconnect parasitic extraction method which combines the advantages of the inherently fast 2D approach and accurate 3D approach. Thus, it efficiently models the 3D effects around traces and vias such as the variable shaped reference plane and shielding, chip placement, package fringes, and current flows. The speed and the accuracy of parasitic, extractions are substantially improved compared to the conventional method in the application of multi-layer packages for leading edge memory products.
DOI:10.1109/EPEP.2003.1250029