Measurement of threshold voltages of thin-film accumulation-mode PMOS/SOI transistors

Accumulation-mode PMOS transistors on SOI (silicon on insulator) are characterized by several conduction mechanisms. Measurements of the threshold voltage corresponding to each of them are presented for the first time. An intuitive physical interpretation of their dependence on the front- and back-g...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE electron device letters 1991-12, Vol.12 (12), p.682-684
Hauptverfasser: Terao, A., Flandre, D., Lora-Tamayo, E., Van de Wiele, F.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 684
container_issue 12
container_start_page 682
container_title IEEE electron device letters
container_volume 12
creator Terao, A.
Flandre, D.
Lora-Tamayo, E.
Van de Wiele, F.
description Accumulation-mode PMOS transistors on SOI (silicon on insulator) are characterized by several conduction mechanisms. Measurements of the threshold voltage corresponding to each of them are presented for the first time. An intuitive physical interpretation of their dependence on the front- and back-gate voltages is also given.< >
doi_str_mv 10.1109/55.116954
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_ieee_primary_116954</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>116954</ieee_id><sourcerecordid>28972029</sourcerecordid><originalsourceid>FETCH-LOGICAL-c403t-d4a4a4041cc40bd8a95e6a8d6e0a9b550b33e78474a94377d7b10d36ef6a8f93</originalsourceid><addsrcrecordid>eNqNkM1LxDAQxYMouK4evHrqQQQPdZMmaZqjiB8Lu6yw67mk6dSNpM2apIL_vV266FXm8JjhN4-Zh9AlwXeEYDnjfNBccnaEJoTzIsU8p8doggUjKSU4P0VnIXxgTBgTbILelqBC76GFLiauSeLWQ9g6Wydfzkb1DmGcmi5tjG0TpXXf9lZF47q0dTUkr8vVerZezZPoVRdMiM6Hc3TSKBvg4qBTtHl63Dy8pIvV8_zhfpFqhmlMa6aGwozooa_qQkkOuSrqHLCSFee4ohREMRyqJKNC1KIiuKY5NAPVSDpFN6PtzrvPHkIsWxM0WKs6cH0os0KKDGf_ARkpMrwHb0dQexeCh6bcedMq_10SXO4DLjkvx4AH9vpgqoJWthne1yb8LnAiMlnkA3Y1YgYA_uxGjx-kAoJl</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>28418209</pqid></control><display><type>article</type><title>Measurement of threshold voltages of thin-film accumulation-mode PMOS/SOI transistors</title><source>IEEE Electronic Library (IEL)</source><creator>Terao, A. ; Flandre, D. ; Lora-Tamayo, E. ; Van de Wiele, F.</creator><creatorcontrib>Terao, A. ; Flandre, D. ; Lora-Tamayo, E. ; Van de Wiele, F.</creatorcontrib><description>Accumulation-mode PMOS transistors on SOI (silicon on insulator) are characterized by several conduction mechanisms. Measurements of the threshold voltage corresponding to each of them are presented for the first time. An intuitive physical interpretation of their dependence on the front- and back-gate voltages is also given.&lt; &gt;</description><identifier>ISSN: 0741-3106</identifier><identifier>EISSN: 1558-0563</identifier><identifier>DOI: 10.1109/55.116954</identifier><identifier>CODEN: EDLEDZ</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Applied sciences ; Conductive films ; Current measurement ; Electronics ; Exact sciences and technology ; FETs ; MOSFETs ; Region 2 ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Thin film devices ; Thin film transistors ; Threshold voltage ; Time measurement ; Transconductance ; Transistors</subject><ispartof>IEEE electron device letters, 1991-12, Vol.12 (12), p.682-684</ispartof><rights>1992 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c403t-d4a4a4041cc40bd8a95e6a8d6e0a9b550b33e78474a94377d7b10d36ef6a8f93</citedby><cites>FETCH-LOGICAL-c403t-d4a4a4041cc40bd8a95e6a8d6e0a9b550b33e78474a94377d7b10d36ef6a8f93</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/116954$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/116954$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=5172986$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Terao, A.</creatorcontrib><creatorcontrib>Flandre, D.</creatorcontrib><creatorcontrib>Lora-Tamayo, E.</creatorcontrib><creatorcontrib>Van de Wiele, F.</creatorcontrib><title>Measurement of threshold voltages of thin-film accumulation-mode PMOS/SOI transistors</title><title>IEEE electron device letters</title><addtitle>LED</addtitle><description>Accumulation-mode PMOS transistors on SOI (silicon on insulator) are characterized by several conduction mechanisms. Measurements of the threshold voltage corresponding to each of them are presented for the first time. An intuitive physical interpretation of their dependence on the front- and back-gate voltages is also given.&lt; &gt;</description><subject>Applied sciences</subject><subject>Conductive films</subject><subject>Current measurement</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>FETs</subject><subject>MOSFETs</subject><subject>Region 2</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Thin film devices</subject><subject>Thin film transistors</subject><subject>Threshold voltage</subject><subject>Time measurement</subject><subject>Transconductance</subject><subject>Transistors</subject><issn>0741-3106</issn><issn>1558-0563</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1991</creationdate><recordtype>article</recordtype><recordid>eNqNkM1LxDAQxYMouK4evHrqQQQPdZMmaZqjiB8Lu6yw67mk6dSNpM2apIL_vV266FXm8JjhN4-Zh9AlwXeEYDnjfNBccnaEJoTzIsU8p8doggUjKSU4P0VnIXxgTBgTbILelqBC76GFLiauSeLWQ9g6Wydfzkb1DmGcmi5tjG0TpXXf9lZF47q0dTUkr8vVerZezZPoVRdMiM6Hc3TSKBvg4qBTtHl63Dy8pIvV8_zhfpFqhmlMa6aGwozooa_qQkkOuSrqHLCSFee4ohREMRyqJKNC1KIiuKY5NAPVSDpFN6PtzrvPHkIsWxM0WKs6cH0os0KKDGf_ARkpMrwHb0dQexeCh6bcedMq_10SXO4DLjkvx4AH9vpgqoJWthne1yb8LnAiMlnkA3Y1YgYA_uxGjx-kAoJl</recordid><startdate>19911201</startdate><enddate>19911201</enddate><creator>Terao, A.</creator><creator>Flandre, D.</creator><creator>Lora-Tamayo, E.</creator><creator>Van de Wiele, F.</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>7U5</scope></search><sort><creationdate>19911201</creationdate><title>Measurement of threshold voltages of thin-film accumulation-mode PMOS/SOI transistors</title><author>Terao, A. ; Flandre, D. ; Lora-Tamayo, E. ; Van de Wiele, F.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c403t-d4a4a4041cc40bd8a95e6a8d6e0a9b550b33e78474a94377d7b10d36ef6a8f93</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1991</creationdate><topic>Applied sciences</topic><topic>Conductive films</topic><topic>Current measurement</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>FETs</topic><topic>MOSFETs</topic><topic>Region 2</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Thin film devices</topic><topic>Thin film transistors</topic><topic>Threshold voltage</topic><topic>Time measurement</topic><topic>Transconductance</topic><topic>Transistors</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Terao, A.</creatorcontrib><creatorcontrib>Flandre, D.</creatorcontrib><creatorcontrib>Lora-Tamayo, E.</creatorcontrib><creatorcontrib>Van de Wiele, F.</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Solid State and Superconductivity Abstracts</collection><jtitle>IEEE electron device letters</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Terao, A.</au><au>Flandre, D.</au><au>Lora-Tamayo, E.</au><au>Van de Wiele, F.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Measurement of threshold voltages of thin-film accumulation-mode PMOS/SOI transistors</atitle><jtitle>IEEE electron device letters</jtitle><stitle>LED</stitle><date>1991-12-01</date><risdate>1991</risdate><volume>12</volume><issue>12</issue><spage>682</spage><epage>684</epage><pages>682-684</pages><issn>0741-3106</issn><eissn>1558-0563</eissn><coden>EDLEDZ</coden><abstract>Accumulation-mode PMOS transistors on SOI (silicon on insulator) are characterized by several conduction mechanisms. Measurements of the threshold voltage corresponding to each of them are presented for the first time. An intuitive physical interpretation of their dependence on the front- and back-gate voltages is also given.&lt; &gt;</abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/55.116954</doi><tpages>3</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0741-3106
ispartof IEEE electron device letters, 1991-12, Vol.12 (12), p.682-684
issn 0741-3106
1558-0563
language eng
recordid cdi_ieee_primary_116954
source IEEE Electronic Library (IEL)
subjects Applied sciences
Conductive films
Current measurement
Electronics
Exact sciences and technology
FETs
MOSFETs
Region 2
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Thin film devices
Thin film transistors
Threshold voltage
Time measurement
Transconductance
Transistors
title Measurement of threshold voltages of thin-film accumulation-mode PMOS/SOI transistors
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T16%3A50%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Measurement%20of%20threshold%20voltages%20of%20thin-film%20accumulation-mode%20PMOS/SOI%20transistors&rft.jtitle=IEEE%20electron%20device%20letters&rft.au=Terao,%20A.&rft.date=1991-12-01&rft.volume=12&rft.issue=12&rft.spage=682&rft.epage=684&rft.pages=682-684&rft.issn=0741-3106&rft.eissn=1558-0563&rft.coden=EDLEDZ&rft_id=info:doi/10.1109/55.116954&rft_dat=%3Cproquest_RIE%3E28972029%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=28418209&rft_id=info:pmid/&rft_ieee_id=116954&rfr_iscdi=true