Physical characterization of high-k gate dielectric film systems processed by RTA and spike anneal

As complimentary metal oxide semiconductor (CMOS) devices continue to scale with the rapid performance pace of Moore's Law, gate dielectric materials with significantly higher dielectric constants (k=10-25) are being investigated as potential replacements for silicon dioxide, SiO/sub 2/ (k=3.9)...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Lyaaght, P.S., Foran, B., Bersuker, G., Tichy, R., Larson, L., Murto, R.W., Huff, H.R.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:As complimentary metal oxide semiconductor (CMOS) devices continue to scale with the rapid performance pace of Moore's Law, gate dielectric materials with significantly higher dielectric constants (k=10-25) are being investigated as potential replacements for silicon dioxide, SiO/sub 2/ (k=3.9), and silicon oxynitride. This provides opportunities for introduction of a physically thicker film with lower leakage current and with capacitance equivalent to
DOI:10.1109/RTP.2002.1039445