Examination of thermal test chip designs using an FEA tool
Thermal test chip is widely used for package thermal characterization. An "ideal" test chip should be designed in such a way that the heating element covers the entire die area and the heat is generated uniformly across the die. Unfortunately, due to the constraint of other testing structu...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Thermal test chip is widely used for package thermal characterization. An "ideal" test chip should be designed in such a way that the heating element covers the entire die area and the heat is generated uniformly across the die. Unfortunately, due to the constraint of other testing structures on the same test die or the Si manufacturing processes, a serpentine type of heater is commonly used instead. An FEA tool is used to compare the die temperature profiles between the thermal. test chip with a serpentine beater and an ideal test chip with uniform die heating. The impact of temperature sensor location on. die temperature reading is studied. Correction factors are also provided for each temperature sensor based on the FEA modeling results. It is strongly recommended that all the thermal test chip designs require an examination using FEA tools so that the capability and limitation of the test chip can be fully understood before implementing them in packaging thermal characterization. |
---|---|
ISSN: | 1089-9870 |
DOI: | 10.1109/ITHERM.2002.1012502 |