Avalanche ruggedness of parallel SiC power MOSFETs
The aim of this paper is to investigate the impact of electro-thermal device parameter spread on the avalanche ruggedness of parallel silicon carbide (SiC) power MOSFETs representative of multi-chip layout within an integrated power module. The tests were conducted on second generation 1200 V, 36 A–...
Gespeichert in:
Veröffentlicht in: | Microelectronics and reliability 2018-09, Vol.88-90, p.666-670 |
---|---|
Hauptverfasser: | , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | The aim of this paper is to investigate the impact of electro-thermal device parameter spread on the avalanche ruggedness of parallel silicon carbide (SiC) power MOSFETs representative of multi-chip layout within an integrated power module. The tests were conducted on second generation 1200 V, 36 A–80 mΩ rated devices. Different temperature-dependent electrical parameters were identified and measured for a number of devices. The influence of spread in measured parameters was investigated experimentally during avalanche breakdown transient switching events and important findings have been highlighted.
•Avalanche breakdown operation of parallel SiC power MOSFETs is presented in this paper.•Important electro-thermal device parameters are identified which effect avalanche operation during parallel device operation.•Influence of spread in device electro-thermal parameters on avalanche breakdown operation has been investigated.•Three different scenarios have been presented which may occur depending on the device spread.•Due to parameter spread, current unbalance between devices occur which may result in different stress profiles among devices. |
---|---|
ISSN: | 0026-2714 1872-941X |
DOI: | 10.1016/j.microrel.2018.06.038 |