VLS Grown 4H-SiC Buried P+ Layers for JFET Lateral Structures

Lateral JFET transistors have been fabricated with N and P-type channels tentatively integrated monolithically on the same SiC wafer. Buried P+ SiC layers grown by Vapor-Liquid-Solid (VLS) selective epitaxy were utilized as source and drain for the P-JFET and as gate for the N-JFET. The ohmicity of the contacts, both on VLS grown P+ and ion implanted N+ layers, has been confirmed by Transfer Length Method (TLM) measurements. A premature leakage current is observed on the P/N junction created directly by the P+ VLS gate layer, probably due to imperfect VLS (P+) / CVD (N+) SiC interface.