BUS-TO-BUS BRIDGE

A computer system that has two buses (30, 32) with different memory addressing capacities and a first bus master (36) that generates M-bit addresses is provided with a bridge (34) between the two buses. In order to generate N-bit addresses for use on the second bus (30), a direct memory access (DMA)...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HOFMANN, RICHARD, GERARD, BLAND, PATRICK, MAURICE, VENARCHICK, LANCE, MICHAEL, CRONIN, DANIEL, RAYMOND, MOELLER, DENNIS
Format: Patent
Sprache:eng ; fre
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!