ARRAY SUBSTRATE, DISPLAY PANEL, DRIVING METHOD FOR DISPLAY PANEL, AND DISPLAY APPARATUS

ARRAY SUBSTRATE, DISPLAY PANEL, DRIVING METHOD FOR DISPLAY PANEL, AND DISPLAY APPARATUS

An array substrate, a display panel, a driving method for a display panel, and a display apparatus. The array substrate comprises a base substrate, a plurality of sub-pixels, which are arranged on the base substrate, a plurality of gate lines, and a plurality of data lines. The plurality of sub-pixe...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: DUAN, Zhilong, BIAN, Ruomei, BI, Hongsheng, JIN, Honggui, SUN, Pingyuan, YANG, Yue, LIU, Yang, WANG, Peipei, ZHANG, Yong, WANG, Jian
Format: Patent
Sprache:chi ; eng ; fre
Schlagworte:
DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING
FREQUENCY-CHANGING
NON-LINEAR OPTICS
OPTICAL ANALOGUE/DIGITAL CONVERTERS
OPTICAL LOGIC ELEMENTS
OPTICS
PHYSICS
TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:An array substrate, a display panel, a driving method for a display panel, and a display apparatus. The array substrate comprises a base substrate, a plurality of sub-pixels, which are arranged on the base substrate, a plurality of gate lines, and a plurality of data lines. The plurality of sub-pixels are arranged in an array on the base substrate, and the plurality of sub-pixels form a plurality of pixel groups, each pixel group comprising a first sub-pixel and a second sub-pixel, wherein the first sub-pixel comprises a first transistor and a first electrode group, which are connected to each other, and the second sub-pixel comprises a second transistor and a second electrode group, which are connected to each other; the first transistor and the second transistor are both located between the first electrode group and the second electrode group, and are respectively located at two ends of the pixel group in a column direction; and the first electrode group comprises a first pixel electrode and a first common