MEMORY, MANUFACTURING METHOD THEREFOR, AND ELECTRONIC DEVICE
The present disclosure relates to the technical field of integrated circuit design and manufacturing, and particularly relates to a semiconductor structure, a manufacturing method therefor, a memory, and an electronic device, which are used for solving the technical problem of hole defects or slit d...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng ; fre |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | TIAN, Chao MENG, Jingheng PING, Yanlei |
description | The present disclosure relates to the technical field of integrated circuit design and manufacturing, and particularly relates to a semiconductor structure, a manufacturing method therefor, a memory, and an electronic device, which are used for solving the technical problem of hole defects or slit defects of node contact interfaces of vertical channel transistors. The method comprises: providing a target substrate (100), a plurality of active pillars (110) arranged at intervals in a first direction and a second direction being formed in the target substrate (100), the plurality of active pillars (110) all extending in a third direction, and insulating layers (120) being formed between adjacent active pillars (110); and forming target conductive contact structures (20) covering the top surfaces of the active pillars (110) and target insulating structures (30) covering the top surfaces of the insulating layers (120), the adjacent target conductive contact structures (20) all being isolated by the target insulat |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_WO2024187567A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>WO2024187567A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_WO2024187567A13</originalsourceid><addsrcrecordid>eNrjZLDxdfX1D4rUUfB19At1c3QOCQ3y9HNX8HUN8fB3UQjxcA1ydfMP0lFw9HNRcPVxdQ4J8vfzdFZwcQ3zdHblYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXx4f5GBkYmhhbmpmbmjobGxKkCAKc0Knc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MEMORY, MANUFACTURING METHOD THEREFOR, AND ELECTRONIC DEVICE</title><source>esp@cenet</source><creator>TIAN, Chao ; MENG, Jingheng ; PING, Yanlei</creator><creatorcontrib>TIAN, Chao ; MENG, Jingheng ; PING, Yanlei</creatorcontrib><description>The present disclosure relates to the technical field of integrated circuit design and manufacturing, and particularly relates to a semiconductor structure, a manufacturing method therefor, a memory, and an electronic device, which are used for solving the technical problem of hole defects or slit defects of node contact interfaces of vertical channel transistors. The method comprises: providing a target substrate (100), a plurality of active pillars (110) arranged at intervals in a first direction and a second direction being formed in the target substrate (100), the plurality of active pillars (110) all extending in a third direction, and insulating layers (120) being formed between adjacent active pillars (110); and forming target conductive contact structures (20) covering the top surfaces of the active pillars (110) and target insulating structures (30) covering the top surfaces of the insulating layers (120), the adjacent target conductive contact structures (20) all being isolated by the target insulat</description><language>chi ; eng ; fre</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240919&DB=EPODOC&CC=WO&NR=2024187567A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76553</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240919&DB=EPODOC&CC=WO&NR=2024187567A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TIAN, Chao</creatorcontrib><creatorcontrib>MENG, Jingheng</creatorcontrib><creatorcontrib>PING, Yanlei</creatorcontrib><title>MEMORY, MANUFACTURING METHOD THEREFOR, AND ELECTRONIC DEVICE</title><description>The present disclosure relates to the technical field of integrated circuit design and manufacturing, and particularly relates to a semiconductor structure, a manufacturing method therefor, a memory, and an electronic device, which are used for solving the technical problem of hole defects or slit defects of node contact interfaces of vertical channel transistors. The method comprises: providing a target substrate (100), a plurality of active pillars (110) arranged at intervals in a first direction and a second direction being formed in the target substrate (100), the plurality of active pillars (110) all extending in a third direction, and insulating layers (120) being formed between adjacent active pillars (110); and forming target conductive contact structures (20) covering the top surfaces of the active pillars (110) and target insulating structures (30) covering the top surfaces of the insulating layers (120), the adjacent target conductive contact structures (20) all being isolated by the target insulat</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDxdfX1D4rUUfB19At1c3QOCQ3y9HNX8HUN8fB3UQjxcA1ydfMP0lFw9HNRcPVxdQ4J8vfzdFZwcQ3zdHblYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXx4f5GBkYmhhbmpmbmjobGxKkCAKc0Knc</recordid><startdate>20240919</startdate><enddate>20240919</enddate><creator>TIAN, Chao</creator><creator>MENG, Jingheng</creator><creator>PING, Yanlei</creator><scope>EVB</scope></search><sort><creationdate>20240919</creationdate><title>MEMORY, MANUFACTURING METHOD THEREFOR, AND ELECTRONIC DEVICE</title><author>TIAN, Chao ; MENG, Jingheng ; PING, Yanlei</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_WO2024187567A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng ; fre</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>TIAN, Chao</creatorcontrib><creatorcontrib>MENG, Jingheng</creatorcontrib><creatorcontrib>PING, Yanlei</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TIAN, Chao</au><au>MENG, Jingheng</au><au>PING, Yanlei</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MEMORY, MANUFACTURING METHOD THEREFOR, AND ELECTRONIC DEVICE</title><date>2024-09-19</date><risdate>2024</risdate><abstract>The present disclosure relates to the technical field of integrated circuit design and manufacturing, and particularly relates to a semiconductor structure, a manufacturing method therefor, a memory, and an electronic device, which are used for solving the technical problem of hole defects or slit defects of node contact interfaces of vertical channel transistors. The method comprises: providing a target substrate (100), a plurality of active pillars (110) arranged at intervals in a first direction and a second direction being formed in the target substrate (100), the plurality of active pillars (110) all extending in a third direction, and insulating layers (120) being formed between adjacent active pillars (110); and forming target conductive contact structures (20) covering the top surfaces of the active pillars (110) and target insulating structures (30) covering the top surfaces of the insulating layers (120), the adjacent target conductive contact structures (20) all being isolated by the target insulat</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng ; fre |
recordid | cdi_epo_espacenet_WO2024187567A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | MEMORY, MANUFACTURING METHOD THEREFOR, AND ELECTRONIC DEVICE |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-10T04%3A04%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TIAN,%20Chao&rft.date=2024-09-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EWO2024187567A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |