ELECTRONIC DEVICE FOR CONTROLLING COMMUNICATION CIRCUIT ON BASIS OF RECEPTION INTERVALS OF SS/PBCH BLOCKS AND DATA, AND OPERATION METHOD OF ELECTRONIC DEVICE

According to an electronic device and an operation method of the electronic device, according to various embodiments, the electronic device comprises: a memory; a communication circuit that transmits/receives data through a node; and a communication processor, wherein the communication processor may...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	PARK, Sungbo, MA, Dongchul, LEE, Sanghyun, MOON, Byungki
Format:	Patent
Sprache:	eng ; fre ; kor
Schlagworte:	ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY MULTIPLEX COMMUNICATION WIRELESS COMMUNICATIONS NETWORKS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	According to an electronic device and an operation method of the electronic device, according to various embodiments, the electronic device comprises: a memory; a communication circuit that transmits/receives data through a node; and a communication processor, wherein the communication processor may be configured to: identify a first time when a paging message is received and a second time when a synchronization signal / physical broadcast channel (SS/PBCH) block is received; on the basis that the first time and the second time satisfy a designated condition, determine an activation time point of the communication circuit on the basis of a time point when the paging message is received; temporarily store the paging message in the memory after receiving the paging message; and process the stored paging message on the basis of the received SS/PBCH, after receiving the paging message. Divers modes de réalisation de l'invention concernent un dispositif électronique et un procédé de fonctionnement, ledit dispositif électronique comprenant : une mémoire ; un circuit de communication qui transmet/reçoit des données par le biais d'un nœud ; et un processeur de communication, le processeur de communication pouvant être configuré pour : identifier un premier instant auquel un message de radiomessagerie est reçu et un second instant auquel un bloc de signal de synchronisation/canal de diffusion physique est reçu ; sur la base du fait que le premier instant et le second instant satisfont une condition désignée, déterminer un instant d'activation du circuit de communication d'après un instant où le message de radiomessagerie est reçu ; stocker temporairement le message de radiomessagerie dans la mémoire après réception du message de radiomessagerie ; et traiter le message de radiomessagerie stocké d'après le SS/PBCH reçu, après réception du message de radiomessagerie. 다양한 실시예에 따른 전자 장치 및 전자 장치의 동작 방법에서, 전자 장치는 메모리; 노드를 통해 데이터를 송/수신하는 통신 회로; 및 커뮤니케이션 프로세서를 포함하고, 상기 커뮤니케이션 프로세서는 페이징 메시지를 수신하는 제 1 시간 및 SS/PBCH(synchronization signal/ physical broadcast channel) 블록을 수신하는 제 2 시간을 확인하고, 상기 제 1 시간 및 상기 제 2 시간이 지정된 조건을 만족함에 기반하여, 상기 통신 회로의 활성화 시점을 상기 페이징 메시지를 수신하는 시점에 기반하여 결정하고, 상기 페이징 메시지를 수신한 후, 상기 메모리에 일시적으로 저장하고, 상기 페이징 메시지를 수신한 후, 수신되는 SS/PBCH에 기반하여 상기 저장된 페이징 메시지를 처리하도록 설정될 수 있다.