ALIGNMENT CARRIER FOR INTERCONNECT BRIDGE ASSEMBLY
An alignment carrier, assembly and methods that enable the precise alignment and assembly of two or more semiconductor die using an interconnect bridge. The alignment carrier includes a substrate composed of a material that has a coefficient of thermal expansion that substantially matches that of an...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | WEISS, Thomas SINGH, Bhupender KAPAMMER, Mark POMERANTZ, Glenn OLSON, Rachel ARVIN, Charles |
description | An alignment carrier, assembly and methods that enable the precise alignment and assembly of two or more semiconductor die using an interconnect bridge. The alignment carrier includes a substrate composed of a material that has a coefficient of thermal expansion that substantially matches that of an interconnect bridge. The alignment carrier further includes a plurality of solder balls located on the substrate and configured for alignment of two or more semiconductor die.
La présente invention concerne un support d'alignement, un ensemble et des procédés qui permettent l'alignement et l'assemblage précis d'au moins deux puces à semi-conducteurs à l'aide d'un pont d'interconnexion. Le support d'alignement comprend un substrat composé d'un matériau qui a un coefficient de dilatation thermique qui correspond sensiblement à celui d'un pont d'interconnexion. Le support d'alignement comprend en outre une pluralité de globules de soudure situés sur le substrat et configurés pour l'alignement d'au moins deux puces à semi-conducteurs. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_WO2021064486A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>WO2021064486A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_WO2021064486A13</originalsourceid><addsrcrecordid>eNrjZDBy9PF09_N19QtRcHYMCvJ0DVJw8w9S8PQLcQ1y9vfzc3UOUXAK8nRxd1VwDA529XXyieRhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfHh_kYGRoYGZiYmFmaOhsbEqQIAG4An0g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ALIGNMENT CARRIER FOR INTERCONNECT BRIDGE ASSEMBLY</title><source>esp@cenet</source><creator>WEISS, Thomas ; SINGH, Bhupender ; KAPAMMER, Mark ; POMERANTZ, Glenn ; OLSON, Rachel ; ARVIN, Charles</creator><creatorcontrib>WEISS, Thomas ; SINGH, Bhupender ; KAPAMMER, Mark ; POMERANTZ, Glenn ; OLSON, Rachel ; ARVIN, Charles</creatorcontrib><description>An alignment carrier, assembly and methods that enable the precise alignment and assembly of two or more semiconductor die using an interconnect bridge. The alignment carrier includes a substrate composed of a material that has a coefficient of thermal expansion that substantially matches that of an interconnect bridge. The alignment carrier further includes a plurality of solder balls located on the substrate and configured for alignment of two or more semiconductor die.
La présente invention concerne un support d'alignement, un ensemble et des procédés qui permettent l'alignement et l'assemblage précis d'au moins deux puces à semi-conducteurs à l'aide d'un pont d'interconnexion. Le support d'alignement comprend un substrat composé d'un matériau qui a un coefficient de dilatation thermique qui correspond sensiblement à celui d'un pont d'interconnexion. Le support d'alignement comprend en outre une pluralité de globules de soudure situés sur le substrat et configurés pour l'alignement d'au moins deux puces à semi-conducteurs.</description><language>eng ; fre</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210408&DB=EPODOC&CC=WO&NR=2021064486A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210408&DB=EPODOC&CC=WO&NR=2021064486A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WEISS, Thomas</creatorcontrib><creatorcontrib>SINGH, Bhupender</creatorcontrib><creatorcontrib>KAPAMMER, Mark</creatorcontrib><creatorcontrib>POMERANTZ, Glenn</creatorcontrib><creatorcontrib>OLSON, Rachel</creatorcontrib><creatorcontrib>ARVIN, Charles</creatorcontrib><title>ALIGNMENT CARRIER FOR INTERCONNECT BRIDGE ASSEMBLY</title><description>An alignment carrier, assembly and methods that enable the precise alignment and assembly of two or more semiconductor die using an interconnect bridge. The alignment carrier includes a substrate composed of a material that has a coefficient of thermal expansion that substantially matches that of an interconnect bridge. The alignment carrier further includes a plurality of solder balls located on the substrate and configured for alignment of two or more semiconductor die.
La présente invention concerne un support d'alignement, un ensemble et des procédés qui permettent l'alignement et l'assemblage précis d'au moins deux puces à semi-conducteurs à l'aide d'un pont d'interconnexion. Le support d'alignement comprend un substrat composé d'un matériau qui a un coefficient de dilatation thermique qui correspond sensiblement à celui d'un pont d'interconnexion. Le support d'alignement comprend en outre une pluralité de globules de soudure situés sur le substrat et configurés pour l'alignement d'au moins deux puces à semi-conducteurs.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBy9PF09_N19QtRcHYMCvJ0DVJw8w9S8PQLcQ1y9vfzc3UOUXAK8nRxd1VwDA529XXyieRhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfHh_kYGRoYGZiYmFmaOhsbEqQIAG4An0g</recordid><startdate>20210408</startdate><enddate>20210408</enddate><creator>WEISS, Thomas</creator><creator>SINGH, Bhupender</creator><creator>KAPAMMER, Mark</creator><creator>POMERANTZ, Glenn</creator><creator>OLSON, Rachel</creator><creator>ARVIN, Charles</creator><scope>EVB</scope></search><sort><creationdate>20210408</creationdate><title>ALIGNMENT CARRIER FOR INTERCONNECT BRIDGE ASSEMBLY</title><author>WEISS, Thomas ; SINGH, Bhupender ; KAPAMMER, Mark ; POMERANTZ, Glenn ; OLSON, Rachel ; ARVIN, Charles</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_WO2021064486A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>WEISS, Thomas</creatorcontrib><creatorcontrib>SINGH, Bhupender</creatorcontrib><creatorcontrib>KAPAMMER, Mark</creatorcontrib><creatorcontrib>POMERANTZ, Glenn</creatorcontrib><creatorcontrib>OLSON, Rachel</creatorcontrib><creatorcontrib>ARVIN, Charles</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WEISS, Thomas</au><au>SINGH, Bhupender</au><au>KAPAMMER, Mark</au><au>POMERANTZ, Glenn</au><au>OLSON, Rachel</au><au>ARVIN, Charles</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ALIGNMENT CARRIER FOR INTERCONNECT BRIDGE ASSEMBLY</title><date>2021-04-08</date><risdate>2021</risdate><abstract>An alignment carrier, assembly and methods that enable the precise alignment and assembly of two or more semiconductor die using an interconnect bridge. The alignment carrier includes a substrate composed of a material that has a coefficient of thermal expansion that substantially matches that of an interconnect bridge. The alignment carrier further includes a plurality of solder balls located on the substrate and configured for alignment of two or more semiconductor die.
La présente invention concerne un support d'alignement, un ensemble et des procédés qui permettent l'alignement et l'assemblage précis d'au moins deux puces à semi-conducteurs à l'aide d'un pont d'interconnexion. Le support d'alignement comprend un substrat composé d'un matériau qui a un coefficient de dilatation thermique qui correspond sensiblement à celui d'un pont d'interconnexion. Le support d'alignement comprend en outre une pluralité de globules de soudure situés sur le substrat et configurés pour l'alignement d'au moins deux puces à semi-conducteurs.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; fre |
recordid | cdi_epo_espacenet_WO2021064486A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | ALIGNMENT CARRIER FOR INTERCONNECT BRIDGE ASSEMBLY |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T12%3A16%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WEISS,%20Thomas&rft.date=2021-04-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EWO2021064486A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |