LATENCY-BASED INSTRUCTION RESERVATION ENTRIES IN A SCHEDULER CIRCUIT IN A PROCESSOR

Latency-based instruction reservation clustering in a scheduler circuit in a processor is disclosed. The scheduler circuit includes a plurality of latency-based reservation circuits each having an assigned producer instruction cycle latency. Producer instructions with the same cycle latency can be c...

Ausführliche Beschreibung

Bibliographische Detailangaben

Hauptverfasser:	TEKMEN, Yusuf Cagatay, SMITH, Rodney Wayne, PRIYADARSHI, Shivam
Format:	Patent
Sprache:	eng ; fre
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!