Pockels cell driver circuit comprising resistive, inductive or capacitive elements

The driver circuit comprises a first node (J1), which is connected to a first terminal of the Pockels cell (CP), a second node (J2), which is connected to a second terminal of the Pockels cell (CP), wherein the first node (J1) is connected to a first potential (+HV) via a first switching unit (S1) a...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Bergmann Fedor, Bergmann Thorald Horst, Löser Markus, Siebold Mathias
Format:	Patent
Sprache:	eng
Schlagworte:	BASIC ELECTRIC ELEMENTS BASIC ELECTRONIC CIRCUITRY DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING DEVICES USING STIMULATED EMISSION ELECTRICITY FREQUENCY-CHANGING GENERATION OF NOISE BY SUCH CIRCUITS GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING,BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN ANON-SWITCHING MANNER NON-LINEAR OPTICS OPTICAL ANALOGUE/DIGITAL CONVERTERS OPTICAL LOGIC ELEMENTS OPTICS PHYSICS PULSE TECHNIQUE TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	The driver circuit comprises a first node (J1), which is connected to a first terminal of the Pockels cell (CP), a second node (J2), which is connected to a second terminal of the Pockels cell (CP), wherein the first node (J1) is connected to a first potential (+HV) via a first switching unit (S1) and the second node (J2) is connected to the first potential (+HV) via a second switching unit (S2) and wherein the first node (J1) is connected to a second potential (−HV) via a first resistance (R1) and the second node (J2) is connected to the second potential (−HV) via a second resistance (R2); and wherein the first node (J1) is connected to the second node (J2) via a series circuit comprising a third resistance (R3) and an inductance (L1).