Method and apparatus for transitioning a system to an active disconnect state

Method and apparatus for transitioning a system to an active disconnect state

A processor includes a processor core and a power management controller operable to receive a timer event, store the timer event, generate a hardware system sleep command to enter a hardware system sleep state, and restore the timer event upon exiting from the hardware system sleep state.

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Blinzer Paul, So Ming L, Ng Mom-Eng, Branover Alexander J, Zheng Xiaogang, Bernucho Krishna S, Steinman Maurice B, Fry Walter G, Simpson Gary H, Duran Francisco L, Lueck Andrew W, Smith Laura M, Shimizu Dan P, Ibrahim Ali
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A processor includes a processor core and a power management controller operable to receive a timer event, store the timer event, generate a hardware system sleep command to enter a hardware system sleep state, and restore the timer event upon exiting from the hardware system sleep state.