Implementing low temperature wafer test
A method and structure are provided for implementing low temperature wafer testing of a completed wafer. A coolant gel is applied to the completed wafer, the gel coated wafer is cooled and one or more electrical test probes are applied through the gel to electrical contacts of the cooled wafer, and...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | KUCZYNSKI JOSEPH NICKEL STEVEN R HEBIG TRAVIS R |
description | A method and structure are provided for implementing low temperature wafer testing of a completed wafer. A coolant gel is applied to the completed wafer, the gel coated wafer is cooled and one or more electrical test probes are applied through the gel to electrical contacts of the cooled wafer, and testing is performed. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9335367B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9335367B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9335367B23</originalsourceid><addsrcrecordid>eNrjZFD3zC3ISc1NzSvJzEtXyMkvVyhJzS1ILUosKS1KVShPTEstAooUl_AwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUkvjQYEtjY1NjM3MnI2MilAAAhNMoJg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Implementing low temperature wafer test</title><source>esp@cenet</source><creator>KUCZYNSKI JOSEPH ; NICKEL STEVEN R ; HEBIG TRAVIS R</creator><creatorcontrib>KUCZYNSKI JOSEPH ; NICKEL STEVEN R ; HEBIG TRAVIS R</creatorcontrib><description>A method and structure are provided for implementing low temperature wafer testing of a completed wafer. A coolant gel is applied to the completed wafer, the gel coated wafer is cooled and one or more electrical test probes are applied through the gel to electrical contacts of the cooled wafer, and testing is performed.</description><language>eng</language><subject>MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160510&DB=EPODOC&CC=US&NR=9335367B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160510&DB=EPODOC&CC=US&NR=9335367B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KUCZYNSKI JOSEPH</creatorcontrib><creatorcontrib>NICKEL STEVEN R</creatorcontrib><creatorcontrib>HEBIG TRAVIS R</creatorcontrib><title>Implementing low temperature wafer test</title><description>A method and structure are provided for implementing low temperature wafer testing of a completed wafer. A coolant gel is applied to the completed wafer, the gel coated wafer is cooled and one or more electrical test probes are applied through the gel to electrical contacts of the cooled wafer, and testing is performed.</description><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFD3zC3ISc1NzSvJzEtXyMkvVyhJzS1ILUosKS1KVShPTEstAooUl_AwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUkvjQYEtjY1NjM3MnI2MilAAAhNMoJg</recordid><startdate>20160510</startdate><enddate>20160510</enddate><creator>KUCZYNSKI JOSEPH</creator><creator>NICKEL STEVEN R</creator><creator>HEBIG TRAVIS R</creator><scope>EVB</scope></search><sort><creationdate>20160510</creationdate><title>Implementing low temperature wafer test</title><author>KUCZYNSKI JOSEPH ; NICKEL STEVEN R ; HEBIG TRAVIS R</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9335367B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>KUCZYNSKI JOSEPH</creatorcontrib><creatorcontrib>NICKEL STEVEN R</creatorcontrib><creatorcontrib>HEBIG TRAVIS R</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KUCZYNSKI JOSEPH</au><au>NICKEL STEVEN R</au><au>HEBIG TRAVIS R</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Implementing low temperature wafer test</title><date>2016-05-10</date><risdate>2016</risdate><abstract>A method and structure are provided for implementing low temperature wafer testing of a completed wafer. A coolant gel is applied to the completed wafer, the gel coated wafer is cooled and one or more electrical test probes are applied through the gel to electrical contacts of the cooled wafer, and testing is performed.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US9335367B2 |
source | esp@cenet |
subjects | MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS TESTING |
title | Implementing low temperature wafer test |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T16%3A55%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KUCZYNSKI%20JOSEPH&rft.date=2016-05-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9335367B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |