Converter for an electrical machine, controller and method for operating a converter

A converter for an electrical machine having a plurality of phase lines for connecting the electrical machine. For each phase line the converter has a half-bridge with a first semiconductor switch is configured to electrically connect at least one of the phase lines intermittently to a first supply...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	PAUL WOLFGANG, FEICHTINGER THOMAS, TANNHEIMER JÜRGEN, SPINDELBERGER CHRISTIAN
Format:	Patent
Sprache:	eng
Schlagworte:	CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TOTRANSPORTATION CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORSOR DYNAMO-ELECTRIC CONVERTERS CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS CONVERSION OR DISTRIBUTION OF ELECTRIC POWER DYNAMO-ELECTRIC MACHINES ELECTRIC EQUIPMENT OR PROPULSION OF ELECTRICALLY-PROPELLEDVEHICLES ELECTRICITY ELECTRODYNAMIC BRAKE SYSTEMS FOR VEHICLES, IN GENERAL GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS GENERATION MAGNETIC SUSPENSION OR LEVITATION FOR VEHICLES PERFORMING OPERATIONS TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINSTCLIMATE CHANGE TRANSPORTING VEHICLES IN GENERAL
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	A converter for an electrical machine having a plurality of phase lines for connecting the electrical machine. For each phase line the converter has a half-bridge with a first semiconductor switch is configured to electrically connect at least one of the phase lines intermittently to a first supply line of the converter, and a second semiconductor switch configured to electrically connect the phase line intermittently to a second supply line of the converter. The converter is configured for operation in a first energy recovery limiting mode in which at least two of the first semiconductor switches are at least intermittently on simultaneously.