Biasing split gate memory cell during power-off mode

Biasing split gate memory cell during power-off mode

A non-volatile memory (NVM) system has a normal mode, a standby mode and an off mode that uses less power than the standby mode. The NVM system includes an NVM array that includes NVM cells and NVM peripheral circuitry. Each NVM cell includes a control gate. A controller is coupled to the NVM array,...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GASQUET HORACIO P, HONG CHEONG MIN, SYZDEK RONALD J
Format: Patent
Sprache:eng
Schlagworte:
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GASQUET HORACIO P
HONG CHEONG MIN
SYZDEK RONALD J
description A non-volatile memory (NVM) system has a normal mode, a standby mode and an off mode that uses less power than the standby mode. The NVM system includes an NVM array that includes NVM cells and NVM peripheral circuitry. Each NVM cell includes a control gate. A controller is coupled to the NVM array, applies a voltage to the control gates and power to the peripheral circuitry during the standby mode, and applies an off-mode voltage to the control gates and removes power from the NVM peripheral circuitry during the off mode.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9111639B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9111639B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9111639B23</originalsourceid><addsrcrecordid>eNrjZDBxykwszsxLVyguyMksUUhPLElVyE3NzS-qVEhOzclRSCktAskW5JenFunmp6Up5OanpPIwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUkvjQYEtDQ0MzY0snI2MilAAAwxYsTw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Biasing split gate memory cell during power-off mode</title><source>esp@cenet</source><creator>GASQUET HORACIO P ; HONG CHEONG MIN ; SYZDEK RONALD J</creator><creatorcontrib>GASQUET HORACIO P ; HONG CHEONG MIN ; SYZDEK RONALD J</creatorcontrib><description>A non-volatile memory (NVM) system has a normal mode, a standby mode and an off mode that uses less power than the standby mode. The NVM system includes an NVM array that includes NVM cells and NVM peripheral circuitry. Each NVM cell includes a control gate. A controller is coupled to the NVM array, applies a voltage to the control gates and power to the peripheral circuitry during the standby mode, and applies an off-mode voltage to the control gates and removes power from the NVM peripheral circuitry during the off mode.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150818&amp;DB=EPODOC&amp;CC=US&amp;NR=9111639B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150818&amp;DB=EPODOC&amp;CC=US&amp;NR=9111639B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GASQUET HORACIO P</creatorcontrib><creatorcontrib>HONG CHEONG MIN</creatorcontrib><creatorcontrib>SYZDEK RONALD J</creatorcontrib><title>Biasing split gate memory cell during power-off mode</title><description>A non-volatile memory (NVM) system has a normal mode, a standby mode and an off mode that uses less power than the standby mode. The NVM system includes an NVM array that includes NVM cells and NVM peripheral circuitry. Each NVM cell includes a control gate. A controller is coupled to the NVM array, applies a voltage to the control gates and power to the peripheral circuitry during the standby mode, and applies an off-mode voltage to the control gates and removes power from the NVM peripheral circuitry during the off mode.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBxykwszsxLVyguyMksUUhPLElVyE3NzS-qVEhOzclRSCktAskW5JenFunmp6Up5OanpPIwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUkvjQYEtDQ0MzY0snI2MilAAAwxYsTw</recordid><startdate>20150818</startdate><enddate>20150818</enddate><creator>GASQUET HORACIO P</creator><creator>HONG CHEONG MIN</creator><creator>SYZDEK RONALD J</creator><scope>EVB</scope></search><sort><creationdate>20150818</creationdate><title>Biasing split gate memory cell during power-off mode</title><author>GASQUET HORACIO P ; HONG CHEONG MIN ; SYZDEK RONALD J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9111639B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>GASQUET HORACIO P</creatorcontrib><creatorcontrib>HONG CHEONG MIN</creatorcontrib><creatorcontrib>SYZDEK RONALD J</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GASQUET HORACIO P</au><au>HONG CHEONG MIN</au><au>SYZDEK RONALD J</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Biasing split gate memory cell during power-off mode</title><date>2015-08-18</date><risdate>2015</risdate><abstract>A non-volatile memory (NVM) system has a normal mode, a standby mode and an off mode that uses less power than the standby mode. The NVM system includes an NVM array that includes NVM cells and NVM peripheral circuitry. Each NVM cell includes a control gate. A controller is coupled to the NVM array, applies a voltage to the control gates and power to the peripheral circuitry during the standby mode, and applies an off-mode voltage to the control gates and removes power from the NVM peripheral circuitry during the off mode.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US9111639B2
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title Biasing split gate memory cell during power-off mode
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T19%3A00%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GASQUET%20HORACIO%20P&rft.date=2015-08-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9111639B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true