Methods, systems, and articles of manufacture for implementing multiple-patterning-aware design rule check for electronic designs
Disclosed are methods, systems, and articles of manufactures for implementing multiple-patterning-aware design rule check for an electronic design. Various embodiments identify one or more sets of multiple-exposure grids and identify or generate a data structure by using the one or more sets of grid...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | GEROUSIS VASSILIOS ZHANG SHUO |
description | Disclosed are methods, systems, and articles of manufactures for implementing multiple-patterning-aware design rule check for an electronic design. Various embodiments identify one or more sets of multiple-exposure grids and identify or generate a data structure by using the one or more sets of grids to store design data of shape ends of various ends. Various embodiments perform constant time design rule checking by performing a constant time search process on the data structure to look up from the data structure one or more violations of one or more design rules which include at least one directional design rule. Some aspects are directed at fixing a design rule violation by using at least some grids of the one or more sets of grids. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9087174B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9087174B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9087174B13</originalsourceid><addsrcrecordid>eNqNiz0KwkAUhNNYiHqHdwADBgW1VRQbK7UOj80kWdw_dt8ilt7cIDmA1cx8fDMtPldI75u0pPROAjsUdg1xFK0MEvmWLLvcspIcQa2PpG0wsHCiXUc2G9HDLgOLILqBlfziQW2QdOcoZgNSPdTzd4aBkuidVqOQ5sWkZZOwGHNW0Pl0P15KBF8jBVZwkPpx269222q7OVTrP5QvWi1KLA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Methods, systems, and articles of manufacture for implementing multiple-patterning-aware design rule check for electronic designs</title><source>esp@cenet</source><creator>GEROUSIS VASSILIOS ; ZHANG SHUO</creator><creatorcontrib>GEROUSIS VASSILIOS ; ZHANG SHUO</creatorcontrib><description>Disclosed are methods, systems, and articles of manufactures for implementing multiple-patterning-aware design rule check for an electronic design. Various embodiments identify one or more sets of multiple-exposure grids and identify or generate a data structure by using the one or more sets of grids to store design data of shape ends of various ends. Various embodiments perform constant time design rule checking by performing a constant time search process on the data structure to look up from the data structure one or more violations of one or more design rules which include at least one directional design rule. Some aspects are directed at fixing a design rule violation by using at least some grids of the one or more sets of grids.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150721&DB=EPODOC&CC=US&NR=9087174B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150721&DB=EPODOC&CC=US&NR=9087174B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GEROUSIS VASSILIOS</creatorcontrib><creatorcontrib>ZHANG SHUO</creatorcontrib><title>Methods, systems, and articles of manufacture for implementing multiple-patterning-aware design rule check for electronic designs</title><description>Disclosed are methods, systems, and articles of manufactures for implementing multiple-patterning-aware design rule check for an electronic design. Various embodiments identify one or more sets of multiple-exposure grids and identify or generate a data structure by using the one or more sets of grids to store design data of shape ends of various ends. Various embodiments perform constant time design rule checking by performing a constant time search process on the data structure to look up from the data structure one or more violations of one or more design rules which include at least one directional design rule. Some aspects are directed at fixing a design rule violation by using at least some grids of the one or more sets of grids.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNiz0KwkAUhNNYiHqHdwADBgW1VRQbK7UOj80kWdw_dt8ilt7cIDmA1cx8fDMtPldI75u0pPROAjsUdg1xFK0MEvmWLLvcspIcQa2PpG0wsHCiXUc2G9HDLgOLILqBlfziQW2QdOcoZgNSPdTzd4aBkuidVqOQ5sWkZZOwGHNW0Pl0P15KBF8jBVZwkPpx269222q7OVTrP5QvWi1KLA</recordid><startdate>20150721</startdate><enddate>20150721</enddate><creator>GEROUSIS VASSILIOS</creator><creator>ZHANG SHUO</creator><scope>EVB</scope></search><sort><creationdate>20150721</creationdate><title>Methods, systems, and articles of manufacture for implementing multiple-patterning-aware design rule check for electronic designs</title><author>GEROUSIS VASSILIOS ; ZHANG SHUO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9087174B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>GEROUSIS VASSILIOS</creatorcontrib><creatorcontrib>ZHANG SHUO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GEROUSIS VASSILIOS</au><au>ZHANG SHUO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Methods, systems, and articles of manufacture for implementing multiple-patterning-aware design rule check for electronic designs</title><date>2015-07-21</date><risdate>2015</risdate><abstract>Disclosed are methods, systems, and articles of manufactures for implementing multiple-patterning-aware design rule check for an electronic design. Various embodiments identify one or more sets of multiple-exposure grids and identify or generate a data structure by using the one or more sets of grids to store design data of shape ends of various ends. Various embodiments perform constant time design rule checking by performing a constant time search process on the data structure to look up from the data structure one or more violations of one or more design rules which include at least one directional design rule. Some aspects are directed at fixing a design rule violation by using at least some grids of the one or more sets of grids.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US9087174B1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | Methods, systems, and articles of manufacture for implementing multiple-patterning-aware design rule check for electronic designs |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T18%3A17%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GEROUSIS%20VASSILIOS&rft.date=2015-07-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9087174B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |